MT46H8M16LFCF-10 IT Micron Technology Inc, MT46H8M16LFCF-10 IT Datasheet - Page 56
![IC DDR SDRAM 128MBIT 60VFBGA](/photos/7/23/72317/mfg557-60-fbga_sml.jpg)
MT46H8M16LFCF-10 IT
Manufacturer Part Number
MT46H8M16LFCF-10 IT
Description
IC DDR SDRAM 128MBIT 60VFBGA
Manufacturer
Micron Technology Inc
Type
DDR SDRAMr
Specifications of MT46H8M16LFCF-10 IT
Format - Memory
RAM
Memory Type
Mobile DDR SDRAM
Memory Size
128M (8Mx16)
Speed
100MHz
Interface
Parallel
Voltage - Supply
1.7 V ~ 1.9 V
Operating Temperature
-40°C ~ 85°C
Package / Case
60-VFBGA
Organization
8Mx16
Density
128Mb
Address Bus
15b
Access Time (max)
7ns
Maximum Clock Rate
104MHz
Operating Supply Voltage (typ)
1.8V
Package Type
VFBGA
Operating Temp Range
-40C to 85C
Operating Supply Voltage (max)
1.9V
Operating Supply Voltage (min)
1.7V
Supply Current
90mA
Pin Count
60
Mounting
Surface Mount
Operating Temperature Classification
Industrial
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Figure 33:
Figure 34:
PDF: 09005aef822b7e27/Source: 09005aef822b7dd6
MT46H8M16LFB_2.fm - Rev. A 5/06 EN
COMMAND
All DQ values, collectively
DQS, or LDQS/UDQS
Data Output Timing –
Data Input Timing
Notes:
Notes:
CK#
CK
READ
T0
1. DQ transitioning after DQS transition define
2. All DQ must transition by
3.
1.
2.
3. WRITE command issued at T0.
4. LDQS controls the lower byte and UDQS controls the upper byte.
5. LDM controls the lower byte and UDM controls the upper byte.
DQS
DM
DQ
CK#
1
2
CK
t
t
t
4
5
AC is the DQ output window relative to CK, and is the “long term” component of DQ skew.
DSH (MIN) generally occurs during
DSS (MIN) generally occurs during
CL = 3
NOP
T1
T0
t DQSS
3
t
AC and
t WPRES
t DS
t AC (MAX)
t WPRE
NOP
T2
t DQSCK
t RPRE
t
T1
(MAX)
DI
b
DQSCK
t DSH 1
T2n
t DH
t
DQSQ after DQS transitions, regardless of
T1n
56
T2
t DQSL
t DSS 2
NOP
T3
T2
T2n
t
t DQSH t WPST
t
DQSS (MAX).
t DSH 1
128Mb: 8 Meg x 16 Mobile DDR SDRAM
DQSS (MIN).
T3n
Micron Technology, Inc., reserves the right to change products or specifications without notice.
T2n
t DQSCK
T3
(MAX)
t DSS 2
TRANSITIONING DATA
DON’T CARE
NOP
T4
t
DQSQ window.
T3
T3n
T4n
T4
NOP
T5
T4n
T5n
©2006 Micron Technology, Inc. All rights reserved.
t HZ (MAX)
T5
Timing Diagrams
t
AC.
NOP
T6
T5n
t RPST
Advance