N25Q128A13BSF40F NUMONYX, N25Q128A13BSF40F Datasheet - Page 138
![no-image](/images/manufacturer_photos/0/4/484/numonyx_sml.jpg)
N25Q128A13BSF40F
Manufacturer Part Number
N25Q128A13BSF40F
Description
IC SRL FLASH 128MB NMX 16-SOIC
Manufacturer
NUMONYX
Series
Forté™r
Datasheet
1.N25Q128A13B1240F.pdf
(157 pages)
Specifications of N25Q128A13BSF40F
Format - Memory
FLASH
Memory Type
FLASH
Memory Size
128M (16M x 8)
Speed
108MHz
Interface
SPI, 3-Wire Serial
Voltage - Supply
2.7 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Package / Case
*
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
N25Q128A13BSF40F
Manufacturer:
MICRON
Quantity:
15 000
Part Number:
N25Q128A13BSF40F
Manufacturer:
MICRON
Quantity:
20 000
Power-up and power-down
11.1
138/157
Table 30.
1. These parameters are characterized only.
Rescue sequence in case of power loss during WRNVCR
If a power loss occurs during a Write Non Volatile Configuration Register instruction, after
the next power on the device resume operation in an undetermined state, such as in an
unrequired protocol or in XIP mode. In such a case a particular rescue sequence is required
to recover the device at a fixed state (Extended SPI protocol without XIP) until the next
power up. To fix the problem definitively, it is recommended to run the Write Non Volatile
configuration Register again.
The rescue sequence is composed of two parts that have to be run in the correct order.
During all the sequence the TSHSL must be 50ns at least. The sequence is:
DQ0 (PAD DATA) equal to '1' for:
7 clock cycles within S low (S becomes high before 8th clock cycle)
+ 13 clock cycles within S low S becomes high before 14th clock cycle)
+ 25 clock cycles within S low (S becomes high before 26th clock cycle)
To exit from XIP.
DQ0 (PAD DATA) and DQ3 (PAD HOLD) equal to '1' for:
8 clock cycles within S low (S becomes high before 9th clock cycle) to force Normal SPI
protocol.
Symbol
t
t
V
VTW
VTR
WI
(1)
(1)
(1)
V
V
Write inhibit voltage
Power-up timing and V
CC
CC
(min) to Read
(min) to device fully accessible
Parameter
WI
Micron Technology, Inc., reserves the right to change products or specifications without notice.
threshold
©2010 Micron Technology, Inc. All rights reserved.
Min
1.5
N25Q128 - 3 V
Max
150
150
2.5
Unit
µs
µs
V