N25Q128A13BSF40F NUMONYX, N25Q128A13BSF40F Datasheet - Page 10
![no-image](/images/manufacturer_photos/0/4/484/numonyx_sml.jpg)
N25Q128A13BSF40F
Manufacturer Part Number
N25Q128A13BSF40F
Description
IC SRL FLASH 128MB NMX 16-SOIC
Manufacturer
NUMONYX
Series
Forté™r
Datasheet
1.N25Q128A13B1240F.pdf
(157 pages)
Specifications of N25Q128A13BSF40F
Format - Memory
FLASH
Memory Type
FLASH
Memory Size
128M (16M x 8)
Speed
108MHz
Interface
SPI, 3-Wire Serial
Voltage - Supply
2.7 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Package / Case
*
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
N25Q128A13BSF40F
Manufacturer:
MICRON
Quantity:
15 000
Part Number:
N25Q128A13BSF40F
Manufacturer:
MICRON
Quantity:
20 000
List of figures
Figure 49.
Figure 50.
Figure 51.
Figure 52.
Figure 53.
Figure 54.
Figure 55.
Figure 56.
Figure 57.
Figure 58.
Figure 59.
Figure 60.
Figure 61.
Figure 62.
Figure 63.
Figure 64.
Figure 65.
Figure 66.
Figure 67.
Figure 68.
Figure 69.
Figure 70.
Figure 71.
Figure 72.
Figure 73.
Figure 74.
Figure 75.
Figure 76.
Figure 77.
Figure 78.
Figure 79.
Figure 80.
Figure 81.
Figure 82.
Figure 83.
Figure 84.
Figure 85.
Figure 86.
Figure 87.
Figure 88.
Figure 89.
Figure 90.
Figure 91.
Figure 92.
Figure 93.
Figure 94.
Figure 95.
Figure 96.
Figure 97.
Figure 98.
Figure 99.
Figure 100. Write Volatile Enhanced Configuration Register instruction sequence QIO-SPI . . . . . . . 129
10/157
Write Disable instruction sequence DIO-SPI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 94
Dual Command Page Program instruction sequence DIO-SPI, 02h . . . . . . . . . . . . . . . . . 95
Dual Command Page Program instruction sequence DIO-SPI, A2h . . . . . . . . . . . . . . . . . 95
Dual Command Page Program instruction sequence DIO-SPI, D2h . . . . . . . . . . . . . . . . . 96
Program OTP instruction sequence DIO-SPI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 96
Subsector Erase instruction sequence DIO-SPI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 97
Sector Erase instruction sequence DIO-SPI. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 97
Bulk Erase instruction sequence DIO-SPI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 98
Program/Erase Suspend instruction sequence DIO-SPI . . . . . . . . . . . . . . . . . . . . . . . . . . 98
Program/Erase Resume instruction sequence DIO-SPI . . . . . . . . . . . . . . . . . . . . . . . . . . . 99
Read Status Register instruction sequence DIO-SPI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 99
Write Status Register instruction sequence DIO-SPI . . . . . . . . . . . . . . . . . . . . . . . . . . . . 100
Read Lock Register instruction and data-out sequence DIO-SPI. . . . . . . . . . . . . . . . . . . 100
Write to Lock Register instruction sequence DIO-SPI . . . . . . . . . . . . . . . . . . . . . . . . . . . 101
Read Flag Status Register instruction sequence DIO-SPI . . . . . . . . . . . . . . . . . . . . . . . . 101
Clear Flag Status Register instruction sequence DIO-SPI . . . . . . . . . . . . . . . . . . . . . . . . 102
Read NV Configuration Register instruction sequence DIO-SPI . . . . . . . . . . . . . . . . . . . 102
Write NV Configuration Register instruction sequence DIO-SPI . . . . . . . . . . . . . . . . . . . 103
Read Volatile Configuration Register instruction sequence DIO-SPI . . . . . . . . . . . . . . . . 103
Write Volatile Configuration Register instruction sequence DIO-SPI . . . . . . . . . . . . . . . . 104
Read Volatile Enhanced Configuration Register instruction sequence DIO-SPI . . . . . . . 104
Write Volatile Enhanced Configuration Register instruction sequence DIO-SPI . . . . . . . 105
Reset Enable and Reset Memory Instruction Sequence, Dual I/O . . . . . . . . . . . . . . . . . . 106
Multiple I/O Read Identification instruction and data-out sequence QIO-SPI . . . . . . . . . . 109
Quad Read Serial Flash Discovery Parameter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 110
Quad Command Fast Read instruction and data-out sequence QIO-SPI, 0Bh . . . . . . . . 111
Quad Command Fast Read instruction and data-out sequence QIO-SPI, 6Bh . . . . . . . . 111
Quad Command Fast Read instruction and data-out sequence QIO-SPI, EBh . . . . . . . . 112
Read OTP instruction and data-out sequence QIO-SPI . . . . . . . . . . . . . . . . . . . . . . . . . . 113
Write Enable instruction sequence QIO-SPI. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 113
Write Disable instruction sequence QIO-SPI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 114
Quad Command Page Program instruction sequence QIO-SPI, 02h. . . . . . . . . . . . . . . . 114
Quad Command Page Program instruction sequence QIO-SPI, 12h. . . . . . . . . . . . . . . . 115
Quad Command Page Program instruction sequence QIO-SPI, 32h. . . . . . . . . . . . . . . . 115
Program OTP instruction sequence QIO-SPI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 116
Subsector Erase instruction sequence QIO-SPI. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 117
Sector Erase instruction sequence QIO-SPI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 117
Bulk Erase instruction sequence QIO-SPI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 118
Program/Erase Suspend instruction sequence QIO-SPI . . . . . . . . . . . . . . . . . . . . . . . . . 119
Program/Erase Resume instruction sequence QIO-SPI. . . . . . . . . . . . . . . . . . . . . . . . . . 119
Read Status Register instruction sequence QIO-SPI . . . . . . . . . . . . . . . . . . . . . . . . . . . . 120
Write Status Register instruction sequence QIO-SPI . . . . . . . . . . . . . . . . . . . . . . . . . . . . 121
Read Lock Register instruction and data-out sequence QIO-SPI . . . . . . . . . . . . . . . . . . 122
Write to Lock Register instruction sequence QIO-SPI . . . . . . . . . . . . . . . . . . . . . . . . . . . 123
Read Flag Status Register instruction sequence QIO-SPI . . . . . . . . . . . . . . . . . . . . . . . . 124
Clear Flag Status Register instruction sequence QIO-SPI . . . . . . . . . . . . . . . . . . . . . . . . 124
Read NV Configuration Register instruction sequence QIO-SPI . . . . . . . . . . . . . . . . . . . 125
Write NV Configuration Register instruction sequence QIO-SPI . . . . . . . . . . . . . . . . . . . 126
Read Volatile Configuration Register instruction sequence QIO-SPI . . . . . . . . . . . . . . . . 127
Write Volatile Configuration Register instruction sequence QIO-SPI . . . . . . . . . . . . . . . . 127
Read Volatile Enhanced Configuration Register instruction sequence QIO-SPI . . . . . . . 128
Micron Technology, Inc., reserves the right to change products or specifications without notice.
©2010 Micron Technology, Inc. All rights reserved.
N25Q128 - 3 V