P4C149 PYRAMID [Pyramid Semiconductor Corporation], P4C149 Datasheet - Page 3
![no-image](/images/no-image-200.jpg)
P4C149
Manufacturer Part Number
P4C149
Description
ULTRA HIGH SPEED 1K x 4 STATIC CMOS RAMS
Manufacturer
PYRAMID [Pyramid Semiconductor Corporation]
Datasheet
1.P4C149.pdf
(10 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
P4C149-35PC
Manufacturer:
FUJ
Quantity:
6 234
Company:
Part Number:
P4C149-35PC
Manufacturer:
LATTICE
Quantity:
10
AC CHARACTERISTICS—READ CYCLE
(V
TIMING WAVEFORM OF READ CYCLE
TIMING WAVEFORM OF READ CYCLE NO. 2
Notes:
1. Stresses greater than those listed under MAXIMUM RATINGS may
2. Extended temperature operation guaranteed with 400 linear feet
3. Transient inputs with V
Document # SRAM104 REV B
t
t
t
t
t
t
t
t
t
t
t
RC
AA
AC
AC
OH
LZ
HZ
RCS
RCH
PU
PD
Sym
CC
cause permanent damage to the device. This is a stress rating only
and functional operation of the device at these or any other
conditions above those indicated in the operational sections of this
specification is not implied. Exposure to MAXIMUM rating condi-
tions for extended periods may affect reliability.
per minute of air flow.
= 5V ± 10%, All Temperature Ranges)
Read Cycle Time
Address Access Time
Chip Enable Access Time (P4C148)
Chip Enable Access Time (P4C149)
Output Hold from Address Change
Chip Enable to Output in Low Z (P4C149)
Chip Disable to Output in High Z (P4C149)
Read Command Setup Time
Read Command Hold Time
Chip Enable to Power Up Time (P4C148)
Chip Disable to Power Down Time (P4C148)
Parameter
IL
and I
IL
not more negative than –3.0V and
(2)
Min Max Min Max Min Max Min Max Min Max Min Max Min Max Min Max
10
3
2
0
0
0
-10
10
10
10
8
4
12
3
2
0
0
0
-12
(6)
12
12
10
12
5
4. This parameter is sampled and not 100% tested.
5. CE is LOW and WE is HIGH for READ cycle.
6. WE is HIGH, and address must be valid prior to or coincident with
7. Transition is measured ±200mV from steady state voltage prior to
8. Read Cycle Time is measured from the last valid address to the first
15
3
2
0
0
0
–100mA, respectively, are permissible for pulse widths up to 20 ns.
CE transition LOW.
change with specified loading in Figure 1. This parameter is
sampled and not 100% tested.
transitioning address.
-15
15
15
12
15
6
20
3
2
0
0
0
-20
20
20
14
20
8
25
3
2
0
0
0
-25
25
25
15
10
25
35
3
2
0
0
0
-35
35
35
20
14
35
45
3
2
0
0
0
P4C148/P4C149
-45
Page 3 of 10
45
45
20
18
45
55
3
2
0
0
0
-55
55
55
25
20
55