27C040 FAIRCHILD [Fairchild Semiconductor], 27C040 Datasheet

no-image

27C040

Manufacturer Part Number
27C040
Description
4,194,304-Bit (512K x 8) High Performance CMOS EPROM
Manufacturer
FAIRCHILD [Fairchild Semiconductor]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
27C040
Manufacturer:
ATM
Quantity:
5 530
Part Number:
27C040
Manufacturer:
ATM
Quantity:
5 120
Part Number:
27C040
Quantity:
128
Part Number:
27C040
Quantity:
135
Part Number:
27C040-10
Manufacturer:
ATM
Quantity:
3 000
Part Number:
27C040-15
Manufacturer:
TI/德州仪器
Quantity:
20 000
Part Number:
27C040-150DC
Manufacturer:
ST
0
Part Number:
27C040Q100
Manufacturer:
NS
Quantity:
3 502
© 1999 Fairchild Semiconductor Corporation
NM27C040 Rev. C.1
NM27C040
4,194,304-Bit (512K x 8) High Performance
CMOS EPROM
General Description
The NM27C040 is a high performance, 4,194,304-bit Electrically
Programmable UV Erasable Read Only Memory. It is organized
as 512K words of 8 bits each. Its pin-compatibility with byte-wide
JEDEC EPROMs enables upgrades through 8 Mbit EPROMs.
The “Don’t Care” feature on V
memory expansions from 1M to 8 Mbits with no printed circuit
board changes.
The NM27C040 provides microprocessor-based systems exten-
sive storage capacity for large portions of operating system and
application software. Its 120ns access time provides high speed
operation with high-performance CPUs. The NM27C040 offers a
single chip solution for the code storage requirements of 100%
firmware-based equipment. Frequently used software routines
are quickly executed from EPROM storage, greatly enhancing
system utility.
The NM27C040 is manufactured using Fairchild’s advanced
CMOS AMG™ EPROM technology.
Block Diagram
AMG™ is a trademark of WSI, Inc.
A 0 - A 18
CE/PGM
Address
PP
Inputs
GND
V CC
V PP
during read operations allows
OE
Chip Enable, and
Output Enable,
Program Logic
X Decoder
Y Decoder
1
Features
*Note: New revision meets 70ns. Please check with factory for availability.
High performance CMOS
— 120, 150ns access time*
Simplified upgrade path
—V
Manufacturer’s identification code
JEDEC standard pin configuration
— 32-pin PDIP
— 32-pin PLCC
— 32-pin CERDIP
PP
is a “Don’t Care” during normal read operation
Data Outputs O 0 - O 7
4,194,304-Bit
Y Gating
Cell Matrix
Buffers
Output
February 1999
www.fairchildsemi.com
DS010836-1

Related parts for 27C040

27C040 Summary of contents

Page 1

... The NM27C040 provides microprocessor-based systems exten- sive storage capacity for large portions of operating system and application software. Its 120ns access time provides high speed operation with high-performance CPUs. The NM27C040 offers a single chip solution for the code storage requirements of 100% firmware-based equipment. Frequently used software routines are quickly executed from EPROM storage, greatly enhancing system utility ...

Page 2

... GND GND GND Note: Compatible EPROM pin configurations are shown in the blocks adjacent to the NM27C040 pin. Commercial Temperature Range ( + 10% CC Parameter/Order Number NM27C040 120 NM27C040 150 Pin Names A0–A18 Addresses ...

Page 3

... Whichever Occurred First Capacitance MHz (Note 2) A Symbol Parameter C Input Capacitance IN C Output Capacitance OUT NM27C040 Rev. C.1 All Output Voltages with (Note 1) Respect to Ground - +150 C Operating Range -0.6V to +7V Range Temperature -0.6V to +14V Commercial +70 C Industrial - +85 C -0.6V to +7V > ...

Page 4

... 100 pF includes fixture capacitance. L Note 9: V may be connected to V except during programming Note 10: Inputs and outputs can undershoot to -2.0V for 20 ns Max. NM27C040 Rev. C.1 = 100 pF (Note 0.45V to 2.4V 0.8V and 2V 0.8V and 2V Addresses Valid (Note 3) Hi-Z Valid Output ...

Page 5

... Note 13: The maximum absolute allowable voltage which may be applied to the V prevent any overshoot from exceeding this 14V maximum specification. At least a 0.1 F capacitor is required across V which may damage the device. Note 14: During power up the CE/PGM pin must be brought high ( V NM27C040 Rev. C.1 (Note 13) Program Verify ...

Page 6

... Turbo Programming Algorithm Flow Chart DEVICE YES FAILED INCREMENT ADDRESS Note: The standard National Semiconductor algorithm may also be used with it will have longer programming time. NM27C040 Rev 12.75V ADDRESS = FIRST LOCATION PROGRAM ONE 50 s PULSE INCREMENT n NO VERIFY ...

Page 7

... The Manufacturer’s Identification code, shown in Table 2, specifi- cally identifies the manufacturer and device type. The code for NM27C040 is “8F08”, where “8F” designates that it is made by Fairchild Semiconductor, and “08” designates a 4 Megabit (512K x 8) part. ...

Page 8

... Lamps lose intensity as they age. When a lamp is changed, the distance has changed, or the lamp has aged, the system should Mode Selection The modes of operation of the NM27C040 are listed in Table 1. A single 5V power supply is required in the read mode. All inputs are TTL levels except for V and A9 for device signature. ...

Page 9

... CONFIGURATION DETERMINED BY DEVICE SIZE 0.050-0.060 TYP Glass Sealant 0.175 MAX 86°-94° 0.150 MIN TYP TYP 0.015-0.021 TYP Order Number NM27C040QXXX Package Number J32AQ 9 0.590-0.620 0.10 MAX 0.015 -0.060 90° - 100° TYP TYP 0.008-0.012 TYP +0.025 0.685 -0 ...

Page 10

... Min 0.042-0.048 0.025 [1.07-1.22] 0.021-0.027 [0.64] [0.53-0.69] Min 0.006-0.012 [0.15-0.30] 0.027-0.033 [0.69-0.84] 0.019-0.025 [0.48-0.64] Section B-B Typical 32-Lead PLCC Package (V) Order Number NM27C040VXXX Package Number VA32A 10 Base Plane 0.015 Min Typ [0.38] 0.490-0530 0.400 ( ) [12.45-13.46] [10.16 D-E, F-G S 0.015[0.38] 0.013-0.021 TYP [0.33-0.53] C D-E, F-G 0 ...

Page 11

... PDIP Package Order Number NM27C040NXXX 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably ex- pected to cause the failure of the life support device or system affect its safety or effectiveness. ...

Related keywords