ZL50060 ZARLINK [Zarlink Semiconductor Inc], ZL50060 Datasheet - Page 64
![no-image](/images/no-image-200.jpg)
ZL50060
Manufacturer Part Number
ZL50060
Description
16 K-Channel Digital Switch with High Jitter Tolerance, Per Stream Rate Conversion (2, 4, 8, 16, or 32 Mbps), and 64 Inputs and 64 Outputs
Manufacturer
ZARLINK [Zarlink Semiconductor Inc]
Datasheet
1.ZL50060.pdf
(99 pages)
- Current page: 64 of 99
- Download datasheet (771Kb)
14.5
Addresses 0023
There are thirty-two Local Input Delay Registers (LIDR0 to LIDR31).
When the SMPL_MODE bit in the Control Register is LOW, the input data sampling point defaults to the 3/4 bit
location and LIDR0 to LIDR31 define the input bit and fractional bit delay of each Local stream. The possible bit
delay adjustment is up to 7
When the SMPL_MODE bit is HIGH, LIDR0 to LIDR31 define the input bit sampling point as well as the integer bit
delay of each Local stream. The input bit sampling point can be adjusted in 1/4 bit increments. The bit delay can be
adjusted in 1-bit increments from 0 to 7 bits.
The LIDR0 to LIDR31 registers are configured as follows:
14.5.1
When SMPL_MODE = LOW, these five bits define the amount of input bit delay adjustment that the receiver uses to
sample each input. Input bit delay adjustment can range up to 7
period. The default sampling point is at the
This can be described as: no. of bits delay = LID[4:0] / 4
For example, if LID[4:0] is set to 10011 (19), the input bit delay = 19 *
When SMPL_MODE = HIGH, the binary value of LID[1:0] refers to the input bit sampling point (
refer to the integer bit delay value (0 to 7 bits). This means that bits can be delayed by an integer value of up to 7
and that the sampling point can vary from
Table 25 illustrates the bit delay and sampling point selection.
Non-32 Mbps Mode, n = 0 to 15
(where n = 0 to 31 for Local
for Local 32Mbps Mode)
Local Input Bit Delay Registers (LIDR0 to LIDR31)
Local Input Delay Bits 4-0 (LID[4:0])
LIDRn Bit
LID4
0
0
15:5
4:0
H
Table 25 - Local Input Bit Delay and Sampling Point Programming Table
to 0042
LID3
0
0
H
3
.
/
Table 24 - Local Input Bit Delay Register (LIDRn) Bits
4
bits, in steps of
LIDn
LID2
0
0
Reserved
LID[4:0]
Name
LID1
0
0
1
/
3
4
/
4
1
to
Reset
Value
Zarlink Semiconductor Inc.
bit location.
/
4
4
0
0
bit.
ZL50060/1
/
4
LID0
in
0
1
1
/
Reserved
Must be set to 0 for normal operation
Local Input Bit Delay Register
When SMPL_MODE = LOW, the binary value of these
bits refers to the input bit and fractional bit delay value (0
to 7
When SMPL_MODE = HIGH, the binary value of LID[1:0]
refers to the input bit sampling point (
refer to the integer bit delay value (0 to 7 bits).
4
64
-bit increments.
SMPL_MODE
3
Input Data
0 (Default)
/
Bit Delay
4
= LOW
).
1/4
3
/
4
1
bit periods forward, with resolution of
/
4
= 4
3
Input Data
0 (Default)
Bit Delay
/
4
Description
.
0
SMPL_MODE
= HIGH
Input Data
1
Sampling
/
4
Point
to
1
3/4
4/4
/
4
4
to
/
4
Data Sheet
). LID[4:2]
4
/
4
). LID[4:2]
1
/
4
bit
Related parts for ZL50060
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![SL1430](/images/manufacturer_photos/0/7/727/zarlink_semiconductor_tmb.jpg)
Part Number:
Description:
Zarlink Semiconductor Inc [TV IF PREAMPLIFIER]
Manufacturer:
Zarlink Semiconductor
Datasheet:
![MT312C](/images/no-image3.png)
Part Number:
Description:
Satellite Channel Decoder
Manufacturer:
ZARLINK [Zarlink Semiconductor Inc]
Datasheet:
![MSC60028/IG/DP2S](/images/no-image3.png)
Part Number:
Description:
Power Factor Controller
Manufacturer:
ZARLINK [Zarlink Semiconductor Inc]
Datasheet:
![P10C68-](/images/no-image3.png)
Part Number:
Description:
CMOS/SNOS NVSRAM HIGH PERFORMANCE 8 K x 8 NON-VOLATILE STATIC RAM
Manufacturer:
ZARLINK [Zarlink Semiconductor Inc]
Datasheet:
![SL2009KG](/images/no-image3.png)
Part Number:
Description:
Dual stage IF amplifier for cable tuners
Manufacturer:
ZARLINK [Zarlink Semiconductor Inc]
Datasheet:
![SL2101C](/images/no-image3.png)
Part Number:
Description:
Synthesized Broadband Converter with Programmable Power
Manufacturer:
ZARLINK [Zarlink Semiconductor Inc]
Datasheet:
![SL2150KG](/images/no-image3.png)
Part Number:
Description:
Cable Tuner Front End LNA with AGC
Manufacturer:
ZARLINK [Zarlink Semiconductor Inc]
Datasheet:
![SL2150LH2S](/images/no-image3.png)
Part Number:
Description:
Front End Power Splitter with AGC
Manufacturer:
ZARLINK [Zarlink Semiconductor Inc]
Datasheet:
![SL2524HP](/images/no-image3.png)
Part Number:
Description:
1.3GHz Dual Wideband Logarithmic Amplifier
Manufacturer:
ZARLINK [Zarlink Semiconductor Inc]
Datasheet:
![SL2610IG](/images/no-image3.png)
Part Number:
Description:
Wide Dynamic Range Image Reject MOPLL
Manufacturer:
ZARLINK [Zarlink Semiconductor Inc]
Datasheet:
![SL1451NADP](/images/no-image3.png)
Part Number:
Description:
WIDEBAND PLL FM DETECTOR FOR SATELLITE TV
Manufacturer:
ZARLINK [Zarlink Semiconductor Inc]
Datasheet:
![SL1452NAMP](/images/no-image3.png)
Part Number:
Description:
WIDEBAND LINEAR FM DETECTOR FOR SATELLITE TV
Manufacturer:
ZARLINK [Zarlink Semiconductor Inc]
Datasheet:
![SL161](/images/no-image3.png)
Part Number:
Description:
WIDEBAND LOG IF STRIP AMPLIFIER
Manufacturer:
ZARLINK [Zarlink Semiconductor Inc]
Datasheet:
![SL1613CDP](/images/no-image3.png)
Part Number:
Description:
WIDEBAND LOG IF STRIP AMPLIFIER
Manufacturer:
ZARLINK [Zarlink Semiconductor Inc]
Datasheet:
![SL1640](/images/no-image3.png)
Part Number:
Description:
THIS DOCUMENT IS FOR MAINTENANCE PURPOSES ONLY AND IS NOT RECOMMENDED FOR NEW DESIGNS
Manufacturer:
ZARLINK [Zarlink Semiconductor Inc]
Datasheet: