ADE3000SXT STMicroelectronics, ADE3000SXT Datasheet - Page 79

• Manufacturer Part Number: ADE3000SXT
• Description: LCD Display Engines with Integrated DVI/ ADC and YUV Ports
• Manufacturer: STMicroelectronics

ADE3XXX
2.25
DFT_TEST_MODE
DFT_MUX_OUT_MODE
DFT_FLOP_OUT_MODE
DFT_CLK_0UT_MODE
DFT_CLK_1_MODE
DFT_CLK_2_MODE
DFT_OUT_DISAB_0
DFT_OUT_DISAB_1
DFT_OUT_DISAB_2
DFT_OUT_DISAB_3
DFT_OUT_DISAB_4
DFT_OUT_DISAB_5
DFT_OUT_DISAB_6
DFT_OUT_DISAB_7
DFT_STIM_CTRL
DFT_STIM_EN_0
DFT Block
Register Name
0x0F00
0x0F01
0x0F02
0x0F03
0x0F04
0x0F05
0x0F06
0x0F07
0x0F08
0x0F09
0x0F0A
0x0F0B
0x0F0C
0x0F0D
0x0F0E
0x0F0F
Addr
Table 31: DFT Registers (Sheet 1 of 2)
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Mode
[7:4]
[3]
[2]
[1]
[0]
[7:6]
[5:0]
[7:6]
[5:0]
[7:6]
[5:0]
[7:6]
[5:0]
[7:0]
[7:0]
[7:0]
[7:0]
[7:0]
[7:0]
[7:3]
[2]
[1]
[0]
[7:5]
[4]
[3]
[2:0]
[7:6]
[0]
[7]
[6]
[5]
[4]
[3]
[2]
[1]
[0]
Bits
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
Default
Reserved
trigger video bus MFSR
enable output pin MFSR
clear output pin MFSR
output pin test override
Reserved
mux selector for output porta/b and syncs
Reserved
mux selector for synchronous digital debug
bus
divide-by selector for clocks to OCLK pin
fout = selected clock / (2 ^ value)
mux selector for clocks to OCLK pin
divide-by selector for clocks to CLKOUT pin
fout = selected clock / (2 ^ value)
mux selector for clocks to CLKOUTpin
disable tcon bits [4:0] in test mode
disable vert sync output in test mode
disable data enab output in test mode
disable horz sync output in test mode
Reserved
disable CLKOUT output in test mode
disable OCLK output in test mode
disable tcon bits [7:5] in test mode
Reserved
internal stimulus bus enable
HDCP test stimulus enable
DVI test mode enable
DVI blue test stimulus enable
DVI green test stimulus enable
DVI red test stimulus enable
ADC test stimulus enable
YUV test stimulus enable
disable porta red output in test mode
disable porta green output in test mode
disable porta blue output in test mode
disable portb red output in test mode
disable portb green output in test mode
disable portb blue output in test mode
SCL test stimulus enable
Description
DFT Block
79/88