AM29BDS640G SPANSION [SPANSION], AM29BDS640G Datasheet - Page 35

no-image

AM29BDS640G

Manufacturer Part Number
AM29BDS640G
Description
64 Megabit (4 M x 16-Bit) CMOS 1.8 Volt-only Simultaneous Read/Write, Burst Mode Flash Memory
Manufacturer
SPANSION [SPANSION]
Datasheet
October 1, 2003 25903C1
in the standard program command sequence, resulting in faster total program-
ming time. The host system may also initiate the chip erase and sector erase
sequences in the unlock bypass mode. The erase command sequences are four
cycles in length instead of six cycles.
page 37
During the unlock bypass mode, only the Unlock Bypass Program, Unlock Bypass
Sector Erase, Unlock Bypass Chip Erase, and Unlock Bypass Reset commands are
valid. To exit the unlock bypass mode, the system must issue the two-cycle un-
lock bypass reset command sequence. The first cycle must contain the bank
address and the data 90h. The second cycle need only contain the data 00h. The
bank then returns to the read mode.
The device offers accelerated program operations through the ACC input. When
the system asserts V
Bypass mode. The system may then write the two-cycle Unlock Bypass program
command sequence. The device uses the higher voltage on the ACC input to ac-
celerate the operation.
Figure 2
Program Operations table in the AC Characteristics section for parameters, and
Figure 21, “Asynchronous Program Operation Timings,” on page 59
diagrams.
Notes:
1. See Table
2. See the section on DQ3 for information on the sector erase timer.
shows the requirements for the unlock bypass command sequences.
illustrates the algorithm for the program operation. Refer to the Erase/
13
for erase command sequence.
P r e l i m i n a r y
ID
No
on this input, the device automatically enters the Unlock
Figure 2. Erase Operation
Command Sequence
Erasure Completed
from System
Write Erase
Data = FFh?
Data Poll
START
Am29BDS640G
Yes
Table 13, “Command Definitions,” on
Embedded
Erase
algorithm
in progress
for timing
33

Related parts for AM29BDS640G