MC9328MXL ETC, MC9328MXL Datasheet - Page 56

no-image

MC9328MXL

Manufacturer Part Number
MC9328MXL
Description
i.MX Integrated Portable System Processor
Manufacturer
ETC
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC9328MXLCVH
Manufacturer:
FREESCALE
Quantity:
12 388
Part Number:
MC9328MXLCVM15
Manufacturer:
Exar
Quantity:
136
Part Number:
MC9328MXLCVM15
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC9328MXLCVM15R2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC9328MXLCVP15
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC9328MXLCVP15R2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC9328MXLDVM15
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC9328MXLDVM20
Manufacturer:
FREESCALE
Quantity:
20 000
Company:
Part Number:
MC9328MXLDVM20
Quantity:
600
Part Number:
MC9328MXLVF15
Manufacturer:
CRYSTRL
Quantity:
2
Part Number:
MC9328MXLVH20
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MC9328MXLVM15
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Specifications
56
3.12.2 SDIO-IRQ and ReadWait Service Handling
In SDIO, there is a 1-bit or 4-bit interrupt response from the SDIO peripheral card. In 1-bit mode, the
interrupt response is simply that the SD_DAT[1] line is held low. The SD_DAT[1] line is not used as data
in this mode. The memory controller generates an interrupt according to this low and the system interrupt
continues until the source is removed (SD_DAT[1] returns to its high level).
In 4-bit mode, the interrupt is less simple. The interrupt triggers at a particular period called the "Interrupt
Period" during the data access, and the controller must sample SD_DAT[1] during this short period to
determine the IRQ status of the attached card. The interrupt period only happens at the boundary of each
block (512 bytes).
MMC/SD bus clock, CLK (All values are referred to minimum (VIH) and maximum
(VIL)
Command response cycle
Identification response cycle
Access time delay cycle
Command read cycle
Command-command cycle
Command write cycle
Stop transmission cycle
TAAC: Data read access time -1 defined in CSD register bit[119:112]
NSAC: Data read access time -2 in CLK cycles (NSAC·100) defined in CSD register
bit[111:104]
Parameter
Table 20. Timing Values for Figure 39 through Figure 43
Symbol
NWR
NCR
NRC
NCC
NAC
NST
NID
MC9328MXL Advance Information, Rev. 5
Minimum
2
2
5
8
8
2
2
TAAC + NSAC
Maximum
64
5
2
cycles
cycles
cycles
cycles
cycles
cycles
cycles
Clock
Clock
Clock
Clock
Clock
Clock
Clock
Unit
MMC/SD bus clock, CLK
(All values are referred to
minimum (VIH) and
maximum (VIL)
Command response cycle
Identification response
cycle
Access time delay cycle
Command read cycle
Command-command cycle
Command write cycle
Stop transmission cycle
TAAC: Data read access
time -1 defined in CSD
register bit[119:112]
NSAC: Data read access
time -2 in CLK cycles
(NSAC·100) defined in
CSD register bit[111:104]
Freescale Semiconductor
Parameter

Related parts for MC9328MXL