COP8SG National Semiconductor, COP8SG Datasheet - Page 36
![no-image](/images/manufacturer_photos/0/4/469/national_semiconductor_sml.jpg)
COP8SG
Manufacturer Part Number
COP8SG
Description
8-Bit CMOS ROM Based and OTP Microcontrollers with 8k to 32k Memory/ Two Comparators and USART
Manufacturer
National Semiconductor
Datasheet
1.COP8SG.pdf
(61 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
COP8SGE728M7
Manufacturer:
NS/国半
Quantity:
20 000
Company:
Part Number:
COP8SGE728N8/NOPB
Manufacturer:
National
Quantity:
370
Company:
Part Number:
COP8SGE744V8
Manufacturer:
RENESAS
Quantity:
6 674
Company:
Part Number:
COP8SGE744V8
Manufacturer:
Texas Instruments
Quantity:
10 000
Company:
Part Number:
COP8SGE744V8/NOPB
Manufacturer:
Texas Instruments
Quantity:
10 000
Company:
Part Number:
COP8SGE7VEJ8/NOPB
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
COP8SGR728M7
Manufacturer:
NS/国半
Quantity:
20 000
Company:
Part Number:
COP8SGR728M8/NOPB
Manufacturer:
National
Quantity:
296
Company:
Part Number:
COP8SGR744V8
Manufacturer:
NSC
Quantity:
5 510
Company:
Part Number:
COP8SGR744V8
Manufacturer:
ST
Quantity:
5 510
Company:
Part Number:
COP8SGR744V8
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
COP8SGR744V8
Manufacturer:
NS/国半
Quantity:
20 000
www.national.com
10.0 Interrupts
10.3.1 VIS Execution
When the VIS instruction is executed it activates the arbitra-
tion logic. The arbitration logic generates an even number
between E0 and FE (E0, E2, E4, E6 etc...) depending on
which active interrupt has the highest arbitration ranking at
the time of the 1st cycle of VIS is executed. For example, if
the software trap interrupt is active, FE is generated. If the
external interrupt is active and the software trap interrupt is
not, then FA is generated and so forth. If the only active inter-
rupt is software trap, than E0 is generated. This number re-
places the lower byte of the PC. The upper byte of the PC re-
(Continued)
FIGURE 27. VIS Operation
36
mains unchanged. The new PC is therefore pointing to the
vector of the active interrupt with the highest arbitration rank-
ing. This vector is read from program memory and placed
into the PC which is now pointed to the 1st instruction of the
service routine of the active interrupt with the highest arbitra-
tion ranking.
Figure 27 illustrates the different steps performed by the VIS
instruction. Figure 28 shows a flowchart for the VIS instruc-
tion.
The non-maskable interrupt pending flag is cleared by the
RPND (Reset Non-Maskable Pending Bit) instruction (under
certain conditions) and upon RESET.
DS101317-29