MC9S08AW60 FREESCALE [Freescale Semiconductor, Inc], MC9S08AW60 Datasheet - Page 211

no-image

MC9S08AW60

Manufacturer Part Number
MC9S08AW60
Description
Microcontrollers
Manufacturer
FREESCALE [Freescale Semiconductor, Inc]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC9S08AW60
Manufacturer:
FREESCAL
Quantity:
670
Part Number:
MC9S08AW60CFDE
Manufacturer:
FREESCALE
Quantity:
1 001
Part Number:
MC9S08AW60CFGE
Manufacturer:
FREESCALE
Quantity:
10 000
Part Number:
MC9S08AW60CFGE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC9S08AW60CFGE
Manufacturer:
FREESCALE
Quantity:
10 000
Part Number:
MC9S08AW60CFGER
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC9S08AW60CFUE
Manufacturer:
FREESCALE
Quantity:
50 000
Part Number:
MC9S08AW60CFUE
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MC9S08AW60CFUE
0
Part Number:
MC9S08AW60CPUE
Manufacturer:
TDK-LAMBDA
Quantity:
92
Part Number:
MC9S08AW60CPUE
Manufacturer:
FREESCALE
Quantity:
4 000
Part Number:
MC9S08AW60CPUE
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MC9S08AW60CPUE
Quantity:
7
Part Number:
MC9S08AW60CPUE
Quantity:
7
Part Number:
MC9S08AW60CPUE
0
pin from a master and the MISO waveform applies to the MISO output from a slave. The SS OUT
waveform applies to the slave select output from a master (provided MODFEN and SSOE = 1). The master
SS output goes to active low one-half SPSCK cycle before the start of the transfer and goes back high at
the end of the eighth bit time of the transfer. The SS IN waveform applies to the slave select input of a
slave.
When CPHA = 1, the slave begins to drive its MISO output when SS goes to active low, but the data is not
defined until the first SPSCK edge. The first SPSCK edge shifts the first bit of data from the shifter onto
the MOSI output of the master and the MISO output of the slave. The next SPSCK edge causes both the
master and the slave to sample the data bit values on their MISO and MOSI inputs, respectively. At the
third SPSCK edge, the SPI shifter shifts one bit position which shifts in the bit value that was just sampled,
and shifts the second data bit value out the other end of the shifter to the MOSI and MISO outputs of the
master and slave, respectively. When CHPA = 1, the slave’s SS input is not required to go to its inactive
high level between transfers.
Figure 12-11
shown for reference with bit 1 starting as the slave is selected (SS IN goes low), and bit 8 ends at the last
SPSCK edge. The MSB first and LSB first lines show the order of SPI data bits depending on the setting
Freescale Semiconductor
(MISO OR MOSI)
(MASTER OUT)
(REFERENCE)
(SLAVE OUT)
SAMPLE IN
MSB FIRST
BIT TIME #
(CPOL = 0)
(CPOL = 1)
LSB FIRST
(MASTER)
(SLAVE)
SS OUT
SPSCK
SPSCK
SS IN
MOSI
MISO
shows the clock formats when CPHA = 0. At the top of the figure, the eight bit times are
Figure 12-10. SPI Clock Formats (CPHA = 1)
BIT 7
BIT 0
1
MC9S08AW60 Data Sheet, Rev 2
BIT 6
BIT 1
2
...
...
...
BIT 2
BIT 5
Chapter 12 Serial Peripheral Interface (S08SPIV3)
6
BIT 1
BIT 6
7
BIT 0
BIT 7
8
211

Related parts for MC9S08AW60