PSD4235G2-12UIT STMICROELECTRONICS [STMicroelectronics], PSD4235G2-12UIT Datasheet - Page 84

no-image

PSD4235G2-12UIT

Manufacturer Part Number
PSD4235G2-12UIT
Description
Flash in-system programmable (ISP) peripherals for 16-bit MCUs (3.3 V supply)
Manufacturer
STMICROELECTRONICS [STMicroelectronics]
Datasheet
I/O ports
19.20
19.21
84/124
Table 46.
Enable Out
The Enable Out register can be read by the MCU. It contains the output enable values for a
given port. A '1' indicates the driver is in output mode. A '0' indicates the driver is in tri-state
and the pin is in input mode.
Ports A, B and C - functionality and structure
Ports A, B and C have similar functionality and structure, as shown in
can be configured to perform one or more of the following functions:
Mask macrocell
Input macrocell
Enable Out
MCU I/O mode
CPLD output - macrocells McellA7-McellA0 can be connected to Port A. McellB7-
McellB0 can be connected to Port B. External Chip Select (ECS7-ECS0) can be
connected to Port C or Port F.
CPLD input - Via the input macrocells (IMC).
Address In - Additional high address inputs using the input macrocells (IMC).
Open Drain/Slew Rate - pins PC7-PC0 can be configured to fast slew rate. Pins PA7-
PA0 can be configured to Open Drain mode.
Register Name
Port Data registers
A, B
A, B, C
A, B, C, F
Port
WRITE/READ - prevents loading into a given
Macrocell
READ - outputs of the input macrocells
READ - the output enable control of the port driver
MCU Access
Figure
28. The ports
PSD4235G2V

Related parts for PSD4235G2-12UIT