LH28F160S5-L SHARP [Sharp Electrionic Components], LH28F160S5-L Datasheet - Page 21

• Manufacturer Part Number: LH28F160S5-L
• Description: 16 M-bit (2 MB x 8/1 MB x 16) Smart 5 Flash Memories (Fast Programming)
• Manufacturer: SHARP [Sharp Electrionic Components]

and SR.7 will automatically clear and STS will
return to V
command is written, the device automatically
outputs status register data when read (see Fig. 9).
V
used for (multi) word/byte write) while in (multi)
word/byte write suspend mode. WP# must also
remain at V
4.12 Set Block Lock-Bit Command
A flexible block locking and unlocking scheme is
enabled via block lock-bits. The block lock-bits gate
program and erase operations. With WP# = V
individual block lock-bits can be set using the Set
Block Lock-Bit command. See Table 12 for a
summary of hardware and software write protection
options.
Set block lock-bit is executed by a two-cycle
command sequence. The set block lock-bit setup
along with appropriate block or device address is
written followed by either the set block lock-bit
confirm (and an address within the block to be
locked). The WSM then controls the set block lock-
bit algorithm. After the sequence is written, the
device automatically outputs status register data
when read (see Fig. 10). The CPU can detect the
completion of the set block lock-bit event by
analyzing the STS pin output or status register bit
SR.7.
When the set block lock-bit operation is complete,
status register bit SR.4 should be checked. If an
error is detected, the status register should be
cleared. The CUI will remain in read status register
mode until a new command is issued.
This two-step sequence of set-up followed by
execution ensures that block lock-bits are not
accidentally set. An invalid Set Block Lock-Bit
command will result in status register bits SR.4 and
SR.5 being set to "1". Also, reliable operations
occur only when V
PP
must remain at V
IH
OL
or V
. After the (Multi) Word/Byte Write
IL
CC =
.
V
PPH1
CC1/2
(the same V
and V
PP =
V
PP
PPH1
level
. In
IH
- 21 -
,
the absence of this high voltage, block lock-bit
contents are protected against alteration.
A successful set block lock-bit operation requires
WP# = V
and SR.4 will be set to "1" and the operation will
fail. Set block lock-bit operations with WP# < V
produce spurious results and should not be
attempted.
4.13 Clear Block Lock-Bits Command
All set block lock-bits are cleared in parallel via the
Clear Block Lock-Bits command. With WP# = V
block lock-bits can be cleared using only the Clear
Block Lock-Bits command. See Table 12 for a
summary of hardware and software write protection
options.
Clear block lock-bits operation is executed by a
two-cycle command sequence. A clear block lock-
bits setup is first written. After the command is
written, the device automatically outputs status
register data when read (see Fig. 11). The CPU
can detect completion of the clear block lock-bits
event by analyzing the STS pin output or status
register bit SR.7.
When the operation is complete, status register bit
SR.5 should be checked. If a clear block lock-bits
error is detected, the status register should be
cleared. The CUI will remain in read status register
mode until another command is issued.
This two-step sequence of set-up followed by
execution ensures that block lock-bits are not
accidentally cleared. An invalid Clear Block Lock-
Bits command sequence will result in status register
bits SR.4 and SR.5 being set to "1". Also, a reliable
clear block lock-bits operation can only occur when
V
bits operation is attempted while V
and SR.5 will be set to "1". In the absence of this
high voltage, the block lock-bit contents are
CC =
V
CC1/2
IH
. If it is attempted with WP# = V
and V
PP =
V
PPH1
LH28F160S5-L/S5H-L
. If a clear block lock-
PP
≤ V
PPLK
IL
, SR.1
, SR.3
IH
IH
,