MC68HC711G5 MOTOROLA [Motorola, Inc], MC68HC711G5 Datasheet - Page 14

• Manufacturer Part Number: MC68HC711G5
• Description: High-density Complementary Metal Oxide Semiconductor (HCMOS) Microcontroller
• Manufacturer: MOTOROLA [Motorola, Inc]

MOTOROLA
xii
13-1
13-2
13-3
13-4
13-5
13-6
13-7
13-8
13-9
13-10
13-11
13-12
13-13
13-14
13-15
13-16
13-17
13-18
13-19
13-20
13-21
13-22
13-23
13-24
A-1
A-2
B-1
B-2
B-3
Paragraph
Number
Test Methods ...............................................................................................
Run IDD vs Bus Frequency (Single Chip Mode – 4.5V, 5.5V) .....................
Run IDD vs Bus Frequency (Expanded Mode – 4.5V, 5.5V) .......................
Wait IDD vs Bus Frequency (Single Chip Mode – 4.5V, 5.5V) ....................
Wait IDD vs Bus Frequency (Expanded Mode – 4.5V, 5.5V) ......................
POR External RESET Timing Diagram ........................................................
STOP Recovery Timing Diagram .................................................................
WAIT Recovery from Interrupt Timing Diagram ...........................................
Interrupt Timing Diagram .............................................................................
Memory Ready Timing Diagram ..................................................................
Entering HALT .............................................................................................
Exiting HALT ................................................................................................
Port Write Timing Diagram ...........................................................................
Port Read Timing Diagram ..........................................................................
Timer Inputs Timing Diagram .......................................................................
Output Compare Timing Diagram ................................................................
Input Capture Timing Diagram .....................................................................
Non-multiplexed Expanded Bus ...................................................................
SPI Master Timing (CPHA = 0) ....................................................................
SPI Master Timing (CPHA = 1) ....................................................................
SPI Slave Timing (CPHA = 0) ......................................................................
SPI Slave Timing (CPHA = 1) ......................................................................
Event Counter Mode 1, 2, 3 – Clock Input Timing Diagram .........................
Event Counter Mode 1, 2, 3 – Clock Gate Input Timing Diagram ................
MC68HC11G7 Functional Block Diagram ...................................................
MC68HC11G7 Memory Map .......................................................................
MC68HC711G5 Functional Block Diagram .................................................
MC68HC711G5 Memory Map .....................................................................
Block Diagram of MC68HC711G5 in PROG Mode ......................................
LIST OF ILLUSTRATIONS (Concluded)
Title
MC68HC11G5
Number
Page
13-10
13-10
13-11
13-12
13-13
13-14
13-15
13-15
13-18
13-20
13-20
13-21
13-21
13-22
13-23
13-4
13-5
13-5
13-6
13-6
13-8
13-8
13-9
13-9
A-1
A-2
B-1
B-2
B-3