S29CD016G SPANSION, S29CD016G Datasheet - Page 26

no-image

S29CD016G

Manufacturer Part Number
S29CD016G
Description
16 Megabit (512 K x 32-Bit) CMOS 2.5 Volt-only Burst Mode / Dual Boot / Simultaneous Read/Write Flash Memory
Manufacturer
SPANSION
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
S29CD016G0MFAM0132
Manufacturer:
SPANSION
Quantity:
4 333
Part Number:
S29CD016G0PQAM113
Manufacturer:
MOTOROLA
Quantity:
3 268
Part Number:
S29CD016GOPQAN01
Manufacturer:
S
Quantity:
6 235
A d v a n c e
I n f o r m a t i o n
Table 9. Configuration Register Definitions (Sheet 2 of 2)
Configuration Register
CR15 = Read Mode (RM)
0 = Synchronous Burst Reads Enabled
1 = Asynchronous Reads Enabled (Default)
CR14 = Automatic Sleep Mode Disable
0 = Automatic Sleep Mode ON (Default)
1 = Automatic Sleep Mode OFF
CR13–CR10 = Initial Burst Access Delay Configuration (IAD3-IAD0)
Speed Options OP, OM, OJ:
0000 = 2 CLK cycle initial burst access delay
0001 = 3 CLK cycle initial burst access delay
0010 = 4 CLK cycle initial burst access delay
0011 = 5 CLK cycle initial burst access delay
0100 = 6 CLK cycle initial burst access delay
0101 = 7 CLK cycle initial burst access delay
0110 = 8 CLK cycle initial burst access delay
0111 = 9 CLK cycle initial burst access delay—Default
CR9 = Data Output Configuration (DOC)
0 = Hold Data for 1-CLK cycle—Default
1 = Reserved
CR8 = IND/WAIT# Configuration (WC)
0 = IND/WAIT# Asserted During Delay—Default
1 = IND/WAIT# Asserted One Data Cycle Before Delay
CR7 = Burst Sequence (BS)
0 = Reserved
1 = Linear Burst Order—Default
CR6 = Clock Configuration (CC)
0 = Reserved
1 = Burst Starts and Data Output on Rising Clock Edge—Default
CR5–CR3 = Reserved For Future Enhancements (R)
These bits are reserved for future use. Set these bits to “0.”
CR2–CR0 = Burst Length (BL2–BL0)
000 = Reserved, burst accesses disabled (asynchronous reads only)
001 = 64 bit (2-double-word) Burst Data Transfer - x32 Linear
010 = 128 bit (4-double-word) Burst Data Transfer - x32 Linear
011 = 256 bit (8-double-word) Burst Data Transfer - x32 Linear (device default)
100 = Reserved, burst accesses disabled (asynchronous reads only)
101 = Reserved, burst accesses disabled (asynchronous reads only)
110 = Reserved, burst accesses disabled (asynchronous reads only)
111 = Reserved
26
S29CD016G
S29CD016_00_A4 November 5, 2004

Related parts for S29CD016G