ADF4154 Analog Devices, ADF4154 Datasheet - Page 3

no-image

ADF4154

Manufacturer Part Number
ADF4154
Description
Fractional-n Frequency Synthesizer
Manufacturer
Analog Devices
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ADF4154B
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
ADF4154BRU
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
ADF4154BRUZ
Manufacturer:
AD
Quantity:
6 500
Part Number:
ADF4154BRUZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
ADF4154BRUZ
Quantity:
320
Part Number:
ADF4154BRUZ-RL7
Manufacturer:
AD
Quantity:
49
Part Number:
ADF4154BZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
SPECIFICATIONS
Table 1. AV
noted; dBm referred to 50 Ω. The operating temperature for the B version is −40°C to +80°C.
Parameter
RF CHARACTERISTICS (3 V)
REFERENCE CHARACTERISTICS
PHASE DETECTOR
CHARGE PUMP
LOGIC INPUTS
LOGIC OUTPUTS
POWER SUPPLIES
NOISE CHARACTERISTICS
1
2
3
4
5
6
7
Use a square wave for frequencies below f
Guaranteed by design. Sample tested to ensure compliance.
AC coupling ensures AV
This figure can be used to calculate phase noise for any application. Use the formula –213 + 10log(f
at the VCO output. The value given is the lowest noise mode.
The synthesizer phase noise floor is estimated by measuring the in-band phase noise at the output of the VCO and subtracting 20logN (where N is the N-divider value).
The value given is the lowest noise mode.
The phase noise is measured with the EVAL-ADF4154EB1 evaluation board and the HP8562E spectrum analyzer.
f
REFIN
RF Input Frequency (RF
REF
REF
REF
REF
Phase Detector Frequency
I
I
Matching
I
I
V
V
I
C
V
V
AV
DV
V
I
Low Power Sleep Mode
Phase Noise Figure of Merit
ADF4154 Phase Noise Floor
Phase Noise Performance
CP
CP
CP
CP
INH
DD
INH
INL
IN
OH
OL
P
3
High Value
Low Value
Absolute Accuracy
R
1750 MHz Output
Sink/Source
Three-State Leakage Current
vs. V
vs. Temperature
/I
, Input Capacitance
= 26 MHz; f
DD
DD
, Output Low Voltage
, Input Low Voltage
, Output High Voltage
, Input High Voltage
IN
IN
IN
IN
SET
INL
, SDV
Input Frequency
Input Sensitivity
Input Capacitance
Input Current
, Input Current
Range
CP
DD
DD
PFD
= DV
= 26 MHz; offset frequency = 1 kHz; RF
DD
DD
7
/2 bias. See
1
= SDV
IN
)
1
6
2
4
5
DD
Figure 17
= 2.7 V to 3.3 V; V
B Version
0.5/4.0
1.0/4.0
10/250
0.7/AV
0 to AV
10
±100
32
5
312.5
2.5
1.5/10
1
2
2
2
1.4
0.6
±1
10
1.4
0.4
2.7/3.3
AV
AV
24
1
−213
−143
−139
−102
MIN
DD
DD
.
/5.5
for typical circuit.
DD
DD
OUT
Unit
GHz min/max
GHz min/max
MHz min/max
V p-p
min/max
V max
pF max
µA max
MHz max
mA typ
% typ
kΩ min/max
% typ
% typ
% typ
V min
V max
µA max
pF max
V min
V max
V min/V max
V min/V max
mA max
µA typ
dBc/Hz typ
dBc/Hz typ
dBc/Hz typ
dBc/Hz typ
µA typ
nA typ
= 1750 MHz; loop B/W = 20 kHz; lowest noise mode.
P
= AV
DD
Rev. 0 | Page 3 of 20
to 5.5 V; AGND = DGND = 0 V; T
Test Conditions/Comments
See
−8 dBm/0 dBm min/max. For lower frequencies, ensure slew rate > 396 V/µs.
−10 dBm/0 dBm min/max.
See Figure 17 for input circuit.
For f < 10 MHz, use a dc-coupled, CMOS compatible square wave, slew rate >
21 V/µs.
AC-coupled.
CMOS compatible.
Programmable. See Table 5.
With R
With R
Sink and source current.
0.5 V < V
0.5 V < V
V
Open-drain 1 kΩ pull-up to 1.8 V.
I
20 mA typical.
@ 10 MHz PFD frequency.
@ 26 MHz PFD frequency.
@ VCO output.
@ 1 kHz offset, 26 MHz PFD frequency.
OL
CP
= 500 µA.
= V
Figure 18
SET
SET
P
/2.
CP
CP
= 5.1 kΩ.
= 5.1 kΩ.
< V
< V
P
P
for input circuit.
– 0.5.
– 0.5.
PFD
) + 20logN to calculate in-band phase noise performance, as seen
A
= T
MIN
to T
MAX
, unless otherwise
ADF4154

Related parts for ADF4154