spear-09-p022 STMicroelectronics, spear-09-p022 Datasheet - Page 29

• Manufacturer Part Number: spear-09-p022
• Description: Spear?? Plus600 Dual Processor Cores
• Manufacturer: STMicroelectronics

SPEAR-09-P022
4.5
4.6
Ethernet controller
●
●
●
●
●
●
●
●
●
●
●
●
●
USB2 Host Controller
SPEAr Plus600 has two fully independent USB 2.0 Hosts and each one is constituted with 5
major blocks:
●
●
●
●
●
Both the hosts are capable to manage an external Power Switch providing the control line to
enable or disable the power and also having an input line to sense the over-current condition
detected by the external switch.
Compliant with the IEEE 802.3-2002 standard.
GMII or MII Interface to the external PHY.
It supports 10/100/1000 Mbps data transfer rates with any one or a combination of the
PHY interfaces above;
Local FIFO available (4Kbyte RX, 2Kbyte TX).
It supports both half-duplex and full-duplex operation. In half-duplex operation,
CSMA/CD protocol is provided for, as well as packet bursting and frame extension at
1000 Mbps.
Programmable frame length to support both Standard and Jumbo Ethernet frames with
size up to 16 Kbytes.
A variety of flexible addresses filtering modes are supported.
A set of control and status registers (CSRs) to control GMAC Core operation.
Native DMA with single-channel Transmit and Receive engines, providing 32/64/128-bit
data transfers.
DMA implements dual-buffer (ring) or linked-list (chained) descriptor chaining.
An AHB slave acting as programming interface to access all CSRs, for both DMA and
GMAC Core subsystems.
An AHB master for data transfer to system memory.
32-bit AHB master bus width, supporting 32, 64, and 128-bit wide data transactions.
EHCI able to manage the High Speed transfer (HS - 480 Mbits).
OHCI that manages the Full and the Low Speed transfer (12 and 1.5 Mbits).
Local FIFO having size of 2 Kbyte
Local DMA
Integrated USB2 Transceiver (PHY).
Main Blocks
29/37