lf3370 LOGIC Devices Incorporated, lf3370 Datasheet - Page 5

• Manufacturer Part Number: lf3370
• Description: High-definition Video Format Converter
• Manufacturer: LOGIC Devices Incorporated

DEVICES INCORPORATED
on the rising edge of CLK.
RESET — Reset
RESET is used to reset all program-
mable flags and line up clock edges
during single muxed input or single
muxed output events. RESET is used
at power up or just after device
configuration.
the rising edge of CLK.
LF3370 Device Initialization
This section explains how to initialize the
device for proper operation. It also serves as
a summary of all conditions that should be
considered before using the device or for
troubleshooting.
Configuration Register 0 and Configuration
Register 1 must be loaded before operation
of the device. If Core Bypassing is desired,
Configuration Register 2 must be loaded
before use. If use of the Half-Band Filters is
desired, at least one Half-Band Filter RSL
Register Set must be loaded and selected for
each Half-Band Filter.
If use of the Matrix Multiplier/Key Scaler is
desired, at least one Matrix Multiplier/Key
Scaler RSL Register Set and coefficient
address must be loaded and selected for
each channel. If use of the Input Bias Adder
is desired, at least one Input Bias Adder
Register must be loaded and selected before
use. If use of the Output Bias Adder is
desired, at least one Output Bias Adder
Register must be loaded and selected before
use. If use of the Look-Up Table is desired,
the Look-Up Table must be loaded before
use.
When using a single channel input or
output with interleaved video, SYNC and
RESET should be used for proper initializa-
tion as shown in Figure 5. If 12 bits or less
input data is desired, the input data should
be shifted so the MSBs are aligned.
Input Demultiplexer
The input demultiplexer section acts as a
buffer between the user’s datapath and the
This pin is latched on
* Not all input/output combinations are valid. If single channel interleaved video
F
T
is used on either the input or output, the core clock will be running at CLK/2.
Thus the maximum input, output, and core data rate must be considered.
IGURE
ABLE
INPUT BIAS ADDER/OUTPUT BIAS ADDER
MATRIX MULTIPLIER/KEY SCALER
HALF-BAND FILTER
Channel
Channel
Output
**Filter Output (Non-Interpolate)
W
Input
C
A
B
D
Y
X
Z
12-0
12-0
12-0
12-0
12-0
12-0
12-0
12-0
*Format of Matrix Multiplier/Key Scaler ouput feeding the RSL Circuitry. F
*Format of Half-Band Filter ouput feeding the RSL Circuitry. F
(Sign)
(Sign)
(Sign)
(Sign)
(Sign)
13-bit window can be selected from F
13-bit window can be selected from F
–2
–2
–2
–2
–2
F
F
12 11 10
12 11 10
*Matrix Multiplier Output
12 11 10
1. I
3. I
19
19
12
12
15
12
12
F
F
2
2
2
2
2
NPUT AND
18
18
11
11
14
11
11
NPUT
F
F
Input Data
2
Input Data
2
2
Input Data
2
2
17
17
10
10
13
10
10
5
High-Definition Video Format Converter
/O
4:4:4:4
4:4:4:4
Key
Key
UTPUT
G
G
R
B
R
B
O
2
2
F
F
2
2
2
UTPUT
2
2
2
–2
–5
2
2
2
2
2
2
2
F
F
2
2
2
1
1
1
F
–3
–6
19
19
1
1
1
1
1
-F
-F
ORMATS
F
4
4
2
2
F
F
2
2
2
0
0
.
0
(see Table 3).
ORMATS
–4
–7
0
0
0
0
0
4:2:2:4
4:2:2:4
Key
Key
Cb
Cb
Cr
Cr
Y
Y
Output Format*
Input Format*
Video Imaging Products
19
-F
**Filter Output (Interpolate)
(Sign)
(Sign)
(Sign)
(Sign)
0
–2
–2
–2
–2
F
F
corresponds to 20 MSBs of which a
12 11 10
12 11 10
19
19
12
13
13
0
*Key Scaler Output
F
F
19
2
2
2
2
4:2:2:4
4:2:2:4
Coefficient Data
-F
18
18
Cb/Cr
Cb/Cr
11
–1
12
12
0
Key
N/A
Key
N/A
Output Data
corresponds to 20 MSBs of which a
Y
Y
F
F
2
2
2
2
17
17
10
–2
11
11
2
2
2
F
F
2
2
2
–10
03/13/2001–LDS.3370-F
–4
–4
2
2
2
2
Y/Cb/Cr
Y/Cb/Cr
2
2
F
F
4:2:2:4
4:2:2:4
2
LF3370
1
1
–11
–5
–5
1
1
1
Key
N/A
N/A
Key
N/A
N/A
2
2
2
F
F
2
0
0
–12
–6
–6
0
0
0