mc9s12uf32 Freescale Semiconductor, Inc, mc9s12uf32 Datasheet - Page 2

• Manufacturer Part Number: mc9s12uf32
• Description: System Chip Guide V01.05
• Manufacturer: Freescale Semiconductor, Inc

Freescale Semiconductor
Revision History
Freescale Semiconductor reserves the right to make changes without further notice to any products herein to improve reliability,
function or design. Freescale Semiconductor does not assume any liability arising out of the application or use of any product or
circuit described herein; neither does it convey any license under its patent rights nor the rights of others. Freescale
Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant
into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the
Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or
use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold
Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,
damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death
associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent
regarding the design or manufacture of the part. Freescale
Semiconductor, Inc. Freescale Semiconductor, Inc. is an Equal Opportunity/Affirmative Action Employer.
Release
Number
00.01
00.02
00.03
00.04
00.05
00.06
00.07
00.08
26APR02
19FEB02
16SEP02
25SEP02
03JUN03
11JUN03
17JAN02
13JUL03
Date
Y.H. Cheng
Y.H. Cheng
Y.H. Cheng
Y.H. Cheng
Y.H. Cheng
Y.H. Cheng
Y.H. Cheng
Y.H. Cheng
Author
Initial Version
Modified SMRAM mapping to allow 1k byte 16-bit block mappable
to Vector Space. Update spec with review feedback.
Modified Device pinout to separate D+ D- for high speed and low
speed operation. Remap Timer pins to Port R. Update BG
references.
Modified Device pinout per IP requirement
Add SCI
Update Interrupt information.
Change pin location for REF3V and VREGEN
minor update on module name references
remove references to pseudo stop and clock monitor
- Updated info for SMRAM3P5K2E in device memory map
- Updated EXTAL and XTAL supply rail information.
- Relocate SCI module base address from $70 to $C8
- Relocate ATA5HC module base address from $240 to $1C0
- Relocate PIM module base address from $80 to $240
- Relocate Interrupt Vectors
- Updated Phy evaluation pinout.
- Updated CFA00, CFA01 and CFA02 pin name to CFA0, CFA1 and
CFA2 respectively.
- Removed ESD and Latchup section in Electrical.
- Update Block Guide References
- Miscellaneous Typo mistakes.
- Update typo in interrupt vector table for Vector $C2
- Update typo in pin order of IOC[7:4] in signal properties table
- Specify run and wait IDDs in Electrical Section
- Specify stop IDD at room temperature in Electrical Section
- Change specification to include 64 pin option
- ROMCTL pin assigned to PJ2
TM
and the Freescale logo are registered trademarks of Freescale
Summary of Changes
© Freescale Semiconductor, Inc. 2004
2