mc9s08qg4 Freescale Semiconductor, Inc, mc9s08qg4 Datasheet - Page 33

no-image

mc9s08qg4

Manufacturer Part Number
mc9s08qg4
Description
Hcs08 Microcontrollers Microcontroller Family
Manufacturer
Freescale Semiconductor, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
mc9s08qg4CDNE
Manufacturer:
VISHAY
Quantity:
6 000
Part Number:
mc9s08qg4CDTE
Manufacturer:
FREESCALE
Quantity:
5 000
Part Number:
mc9s08qg4CDTE
Manufacturer:
FREESCALE
Quantity:
5 000
Part Number:
mc9s08qg4CDTE
Manufacturer:
NXP
Quantity:
120
Part Number:
mc9s08qg4CDTE
Manufacturer:
NXP
Quantity:
1 896
Part Number:
mc9s08qg4CDTE
Manufacturer:
FREESCALE
Quantity:
20 000
Company:
Part Number:
mc9s08qg4CDTE
Quantity:
178
Part Number:
mc9s08qg4CDTER
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
mc9s08qg4CDTER
0
Part Number:
mc9s08qg4CPAE
Manufacturer:
MITSUBISHI
Quantity:
100
Part Number:
mc9s08qg4CPBE
Manufacturer:
AVX
Quantity:
60 000
Chapter 3
Modes of Operation
3.1
The operating modes of the MC9S08QG8/4 are described in this section. Entry into each mode, exit from
each mode, and functionality while in each mode are described.
3.2
3.3
Run is the normal operating mode for the MC9S08QG8/4. This mode is selected upon the MCU exiting
reset if the BKGD/MS pin is high. In this mode, the CPU executes code from internal memory with
execution beginning at the address fetched from memory at 0xFFFE:0xFFFF after reset.
3.4
The active background mode functions are managed through the background debug controller (BDC) in
the HCS08 core. The BDC, together with the on-chip debug module (DBG), provides the means for
analyzing MCU operation during software development.
Active background mode is entered in any of five ways:
Freescale Semiconductor
Active background mode for code development
Wait mode:
— CPU halts operation to conserve power
— System clocks running
— Full voltage regulation is maintained
Stop modes: CPU and bus clocks stopped
— Stop1: Full powerdown of internal circuits for maximum power savings
— Stop2: Partial powerdown of internal circuits; RAM contents retained
— Stop3: All internal circuits powered for fast recovery; RAM and register contents are retained
When the BKGD/MS pin is low during POR or immediately after issuing a background debug
force reset (see
When a BACKGROUND command is received through the BKGD pin
When a BGND instruction is executed
When encountering a BDC breakpoint
When encountering a DBG breakpoint
Introduction
Features
Run Mode
Active Background Mode
5.8.3, “System Background Debug Force Reset Register
MC9S08QG8 and MC9S08QG4 Data Sheet, Rev. 4
(SBDFR)”)
33

Related parts for mc9s08qg4