mc9s08qg4 Freescale Semiconductor, Inc, mc9s08qg4 Datasheet - Page 244

no-image

mc9s08qg4

Manufacturer Part Number
mc9s08qg4
Description
Hcs08 Microcontrollers Microcontroller Family
Manufacturer
Freescale Semiconductor, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
mc9s08qg4CDNE
Manufacturer:
VISHAY
Quantity:
6 000
Part Number:
mc9s08qg4CDTE
Manufacturer:
FREESCALE
Quantity:
5 000
Part Number:
mc9s08qg4CDTE
Manufacturer:
FREESCALE
Quantity:
5 000
Part Number:
mc9s08qg4CDTE
Manufacturer:
NXP
Quantity:
120
Part Number:
mc9s08qg4CDTE
Manufacturer:
NXP
Quantity:
1 896
Part Number:
mc9s08qg4CDTE
Manufacturer:
FREESCALE
Quantity:
20 000
Company:
Part Number:
mc9s08qg4CDTE
Quantity:
178
Part Number:
mc9s08qg4CDTER
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
mc9s08qg4CDTER
0
Part Number:
mc9s08qg4CPAE
Manufacturer:
MITSUBISHI
Quantity:
100
Part Number:
mc9s08qg4CPBE
Manufacturer:
AVX
Quantity:
60 000
Chapter 16 Timer/Pulse-Width Modulator (S08TPMV2)
16.5.3
The meaning of channel interrupts depends on the current mode of the channel (input capture, output
compare, edge-aligned PWM, or center-aligned PWM).
When a channel is configured as an input capture channel, the ELSnB:ELSnA control bits select rising
edges, falling edges, any edge, or no edge (off) as the edge that triggers an input capture event. When the
selected edge is detected, the interrupt flag is set. The flag is cleared by the 2-step sequence described in
Section 16.5.1, “Clearing Timer Interrupt
When a channel is configured as an output compare channel, the interrupt flag is set each time the main
timer counter matches the 16-bit value in the channel value register. The flag is cleared by the 2-step
sequence described in
16.5.4
For channels that are configured for PWM operation, there are two possibilities:
The flag is cleared by the 2-step sequence described in
244
When the channel is configured for edge-aligned PWM, the channel flag is set when the timer
counter matches the channel value register that marks the end of the active duty cycle period.
When the channel is configured for center-aligned PWM, the timer count matches the channel
value register twice during each PWM cycle. In this CPWM case, the channel flag is set at the start
and at the end of the active duty cycle, which are the times when the timer counter matches the
channel value register.
Channel Event Interrupt Description
PWM End-of-Duty-Cycle Events
Section 16.5.1, “Clearing Timer Interrupt
MC9S08QG8 and MC9S08QG4 Data Sheet, Rev. 4
Flags.”
Section 16.5.1, “Clearing Timer Interrupt
Flags.”
Freescale Semiconductor
Flags.”

Related parts for mc9s08qg4