mc9s08qg4 Freescale Semiconductor, Inc, mc9s08qg4 Datasheet - Page 145

no-image

mc9s08qg4

Manufacturer Part Number
mc9s08qg4
Description
Hcs08 Microcontrollers Microcontroller Family
Manufacturer
Freescale Semiconductor, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
mc9s08qg4CDNE
Manufacturer:
VISHAY
Quantity:
6 000
Part Number:
mc9s08qg4CDTE
Manufacturer:
FREESCALE
Quantity:
5 000
Part Number:
mc9s08qg4CDTE
Manufacturer:
FREESCALE
Quantity:
5 000
Part Number:
mc9s08qg4CDTE
Manufacturer:
NXP
Quantity:
120
Part Number:
mc9s08qg4CDTE
Manufacturer:
NXP
Quantity:
1 896
Part Number:
mc9s08qg4CDTE
Manufacturer:
FREESCALE
Quantity:
20 000
Company:
Part Number:
mc9s08qg4CDTE
Quantity:
178
Part Number:
mc9s08qg4CDTER
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
mc9s08qg4CDTER
0
Part Number:
mc9s08qg4CPAE
Manufacturer:
MITSUBISHI
Quantity:
100
Part Number:
mc9s08qg4CPBE
Manufacturer:
AVX
Quantity:
60 000
10.1.3
Key features of the ICS module are:
10.1.4
There are seven modes of operation for the ICS: FEI, FEE, FBI, FBILP, FBE, FBELP, and stop.
10.1.4.1
In FLL engaged internal mode, which is the default mode, the ICS supplies a clock derived from the FLL
which is controlled by the internal reference clock. The BDC clock is supplied from the FLL.
10.1.4.2
In FLL engaged external mode, the ICS supplies a clock derived from the FLL which is controlled by an
external reference clock. The BDC clock is supplied from the FLL.
10.1.4.3
In FLL bypassed internal mode, the FLL is enabled and controlled by the internal reference clock, but is
bypassed. The ICS supplies a clock derived from the internal reference clock. The BDC clock is supplied
from the FLL.
10.1.4.4
In FLL bypassed internal low power mode, the FLL is disabled and bypassed, and the ICS supplies a clock
derived from the internal reference clock. The BDC clock is not available.
Freescale Semiconductor
Frequency-locked loop (FLL) is trimmable for accuracy
— 0.2% resolution using internal 32-kHz reference
— 2% deviation over voltage and temperature using internal 32-kHz reference
Internal or external reference clocks up to 5-MHz can be used to control the FLL
— 3 bit select for reference divider is provided
Internal reference clock has 9 trim bits available
Internal or external reference clocks can be selected as the clock source for the MCU
Whichever clock is selected as the source can be divided down
— 2 bit select for clock divider is provided
Control signals for a low power oscillator as the external reference clock are provided
— HGO, RANGE, EREFS, ERCLKEN, EREFSTEN
FLL engaged internal mode is automatically selected out of reset
– Allowable dividers are: 1, 2, 4, 8
– BDC clock is provided as a constant divide by 2 of the DCO output
Features
Modes of Operation
FLL Engaged Interna
FLL Engaged External
FLL Bypassed Interna
FLL Bypassed Interna
MC9S08QG8 and MC9S08QG4 Data Sheet, Rev. 4
l (FEI)
l (FBI)
l Low Power (FBILP)
(FEE)
Chapter 10 Internal Clock Source (S08ICSV1)
145

Related parts for mc9s08qg4