pic24hj12gp202 Microchip Technology Inc., pic24hj12gp202 Datasheet - Page 132

no-image

pic24hj12gp202

Manufacturer Part Number
pic24hj12gp202
Description
High-performance, 16-bit Digital Signal Controllers
Manufacturer
Microchip Technology Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
pic24hj12gp202-E/ML
Manufacturer:
MICROCHIP
Quantity:
12 000
Part Number:
pic24hj12gp202-E/SO
Manufacturer:
MICROCHIP
Quantity:
12 000
Part Number:
pic24hj12gp202-E/SP
Manufacturer:
MICROCHIP
Quantity:
12 000
Part Number:
pic24hj12gp202-E/SS
Manufacturer:
MICROCHIP
Quantity:
12 000
Part Number:
pic24hj12gp202-I/ML
Manufacturer:
MICROCHIP
Quantity:
720
PIC24HJ12GP201/202
REGISTER 14-2:
DS70282B-page 130
bit 15
bit 7
Legend:
R = Readable bit
-n = Value at POR
bit 15-13
bit 12
bit 11
bit 10
bit 9
bit 8
bit 7
bit 6
bit 5
Note 1:
R/W-0
SSEN
U-0
The CKE bit is not used in the Framed SPI modes. Program this bit to ‘0’ for the Framed SPI modes
(FRMEN = 1).
Unimplemented: Read as ‘0’
DISSCK: Disable SCKx pin bit (SPI Master modes only)
1 = Internal SPI clock is disabled, pin functions as I/O
0 = Internal SPI clock is enabled
DISSDO: Disable SDOx pin bit
1 = SDOx pin is not used by module; pin functions as I/O
0 = SDOx pin is controlled by the module
MODE16: Word/Byte Communication Select bit
1 = Communication is word-wide (16 bits)
0 = Communication is byte-wide (8 bits)
SMP: SPIx Data Input Sample Phase bit
Master mode:
1 = Input data sampled at end of data output time
0 = Input data sampled at middle of data output time
Slave mode:
SMP must be cleared when SPIx is used in Slave mode.
CKE: SPIx Clock Edge Select bit
1 = Serial output data changes on transition from active clock state to Idle clock state (see bit 6)
0 = Serial output data changes on transition from Idle clock state to active clock state (see bit 6)
SSEN: Slave Select Enable bit (Slave mode)
1 = SSx pin used for Slave mode
0 = SSx pin not used by module. Pin controlled by port function.
CKP: Clock Polarity Select bit
1 = Idle state for clock is a high level; active state is a low level
0 = Idle state for clock is a low level; active state is a high level
MSTEN: Master Mode Enable bit
1 = Master mode
0 = Slave mode
R/W-0
CKP
U-0
SPI
X
CON1: SPIx CONTROL REGISTER 1
W = Writable bit
‘1’ = Bit is set
MSTEN
R/W-0
U-0
DISSCK
R/W-0
R/W-0
(1)
Preliminary
U = Unimplemented bit, read as ‘0’
‘0’ = Bit is cleared
SPRE<2:0>
DISSDO
R/W-0
R/W-0
MODE16
R/W-0
R/W-0
© 2007 Microchip Technology Inc.
x = Bit is unknown
R/W-0
R/W-0
SMP
PPRE<1:0>
CKE
R/W-0
R/W-0
(1)
bit 8
bit 0

Related parts for pic24hj12gp202