fm93c46 Fairchild Semiconductor, fm93c46 Datasheet - Page 7
![no-image](/images/manufacturer_photos/0/2/252/fairchild_semiconductor_sml.jpg)
fm93c46
Manufacturer Part Number
fm93c46
Description
1024-bit Serial Cmos Eeprom Microwire ?ynchronous Bus
Manufacturer
Fairchild Semiconductor
Datasheet
1.FM93C46.pdf
(13 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
fm93c46AN
Manufacturer:
FSC
Quantity:
5 510
Company:
Part Number:
fm93c46AN
Manufacturer:
HIT
Quantity:
5 510
Company:
Part Number:
fm93c46EM8X
Manufacturer:
EPCOS
Quantity:
3 718
Part Number:
fm93c46EM8X
Manufacturer:
FAIRCHILD/仙童
Quantity:
20 000
Part Number:
fm93c46LM8X
Manufacturer:
FAIRCHILD/仙童
Quantity:
20 000
Part Number:
fm93c46LMT8X
Manufacturer:
FAIRCHILD/仙童
Quantity:
20 000
Company:
Part Number:
fm93c46LZMT8X
Manufacturer:
FAIRCHILD
Quantity:
1 850
Part Number:
fm93c46M8X
Manufacturer:
FAIRCHILD/仙童
Quantity:
20 000
Part Number:
fm93c46MB
Manufacturer:
FAIRCHILD/仙童
Quantity:
20 000
Company:
Part Number:
fm93c46TLM8X
Manufacturer:
EPSON
Quantity:
100
FM93C46 Rev. D.1
The Erase all instruction will program all locations to a logical “1”
state. Input information (Start bit, Opcode and Address) for this
WDS instruction should be issued as listed under Table1. After
inputting the last bit of data (A0 bit), CS signal must be brought low
before the next rising edge of the SK clock. This falling edge of the
CS initiates the self-timed programming cycle. It takes t
(Refer appropriate DC and AC Electrical Characteristics table) for
the internal programming cycle to finish. During this time, the
device remains busy and is not ready for another instruction.
Status of the internal programming can be polled as described
under WRITE instruction description. While the device is busy, it
is recommended that no new instruction be issued. Refer Erase
All cycle diagram.
instruction prior to the “WRITE” or “WRITE ALL” instruction, respectively. The
“ERASE” and “ERASE ALL” instructions are included to maintain compatibility with
earlier technology EEPROMs.Clearing of Ready/Busy status
When programming is in progress, the Data-Out pin will display
The Fairchild CMOS EEPROMs do not require an “ERASE” or “ERASE ALL”
WP
time
the programming status as either BUSY (low) or READY (high)
when CS is brought high (DO output will be tri-stated when CS is
low). To restate, during programming, the CS pin may be brought
high and low any number of times to view the programming status
without affecting the programming operation. Once programming
is completed (Output in READY state), the output is ‘cleared’
(returned to normal tri-state condition) by clocking in a Start Bit.
After the Start Bit is clocked in, the output will return to a tri-stated
condition. When clocked in, this Start Bit can be the first bit in a
command string, or CS can be brought low again to reset all
internal circuits. Refer Clearing Ready Status diagram.
Application Note: AN758 - Using Fairchild’s MICROWIRE™ EE-
PROM.
www.fairchildsemi.com