st7fmc2s7t6 STMicroelectronics, st7fmc2s7t6 Datasheet - Page 96

no-image

st7fmc2s7t6

Manufacturer Part Number
st7fmc2s7t6
Description
8-bit Mcu With Nested Interrupts, Flash, 10-bit Adc, Brushless Motor Control, Five Timers, Spi, Linsci
Manufacturer
STMicroelectronics
Datasheet
ST7MC1/ST7MC2
SERIAL PERIPHERAL INTERFACE (cont’d)
10.4.3.1 Functional Description
A basic example of interconnections between a
single master and a single slave is illustrated in
Figure
The MOSI pins are connected together and the
MISO pins are connected together. In this way
data is transferred serially between master and
slave (most significant bit first).
The communication is always initiated by the mas-
ter. When the master device transmits data to a
slave device via MOSI pin, the slave device re-
sponds by sending data to the master device via
Figure 56. Single Master/ Single Slave Application
96/308
1
56.
MSBit
GENERATOR
8-bit SHIFT REGISTER
CLOCK
SPI
MASTER
LSBit
MOSI
SCK
SS
MISO
+5V
the MISO pin. This implies full duplex communica-
tion with both data out and data in synchronized
with the same clock signal (which is provided by
the master device via the SCK pin).
To use a single data line, the MISO and MOSI pins
must be connected at each node (in this case only
simplex communication is possible).
Four possible data/clock timing relationships may
be chosen (see
and slave must be programmed with the same tim-
ing mode.
MISO
MOSI
SCK
SS
Figure 59 on page
MSBit
Not used if SS is managed
by software
8-bit SHIFT REGISTER
SLAVE
99) but master
LSBit

Related parts for st7fmc2s7t6