st10f273m STMicroelectronics, st10f273m Datasheet - Page 97

no-image

st10f273m

Manufacturer Part Number
st10f273m
Description
16-bit Mcu With 512 Kbyte Flash Memory And 36 Kbyte Ram
Manufacturer
STMicroelectronics
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ST10F273M
Manufacturer:
ST
0
Part Number:
st10f273m ABG3
Manufacturer:
ST
0
Company:
Part Number:
st10f273m ABG3
Quantity:
5 000
Part Number:
st10f273m ABG3С
Manufacturer:
ST
0
Part Number:
st10f273m ABR3
Manufacturer:
ST
0
Part Number:
st10f273m-4Q3
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
st10f273m-4T3
0
Part Number:
st10f273m-ABG3
Manufacturer:
ST
Quantity:
20 000
ST10F273M
Note:
The Bidirectional reset is not effective in case RPD is held low, when a Software or
Watchdog reset event occurs. On the contrary, if a Software or Watchdog Bidirectional reset
event is active and RPD becomes low, the RSTIN pin is immediately released, while the
internal reset sequence is completed regardless of RPD status change (1024 TCL).
The bidirectional reset function is disabled by any reset sequence (bit BDRSTEN of
SYSCON is cleared). To be activated again it must be enabled during the initialization
routine.
WDTCON flags
Similarly to what already highlighted in the previous section when discussing about Short
reset and the degeneration into Long reset, similar situations may occur when Bidirectional
reset is enabled. The presence of the internal filter on RSTIN pin introduces a delay: when
RSTIN is released, the internal signal after the filter (see RSTF in the drawings) is delayed,
so it remains still active (low) for a while. It means that depending on the internal clock
speed, a short reset may be recognized as a long reset: the WDTCON flags are set
accordingly.
Besides, when either Software or Watchdog bidirectional reset events occur, again when the
RSTIN pin is released (at the end of the internal reset sequence), the RSTF internal signal
(after the filter) remains low for a while, and depending on the clock frequency it is
recognized high or low: 8TCL after the completion of the internal sequence, the level of
RSTF signal is sampled, and if recognized still low a Hardware reset sequence starts, and
WDTCON will flag this last event, masking the previous one (Software or Watchdog reset).
Typically, a Short Hardware reset is recognized, unless the RSTIN pin (and consequently
internal signal RSTF) is sufficiently held low by the external hardware to inject a Long
Hardware reset. After this occurrence, the initialization routine is not able to recognize a
Software or Watchdog bidirectional reset event, since a different source is flagged inside
WDTCON register. This phenomenon does not occur when internal Flash is selected during
reset (EA = 1), since the initialization of the Flash itself extend the internal reset duration
well beyond the filter delay.
The next Figures 28,
Bidirectional reset events: In particular
reset.
or Watchdog Reset become a Short Hardware Reset. On the contrary, if RSTF remains
low for less than 4 TCL, the device simply exits reset state.
29
and
30
summarize the timing for Software and Watchdog Timer
Figure 30
shows the degeneration into Hardware
System reset
97/182

Related parts for st10f273m