IDT72V295L15PF IDT, Integrated Device Technology Inc, IDT72V295L15PF Datasheet - Page 21

no-image

IDT72V295L15PF

Manufacturer Part Number
IDT72V295L15PF
Description
IC FIFO SUPERSYNCII 15NS 64-TQFP
Manufacturer
IDT, Integrated Device Technology Inc
Series
72Vr
Datasheet

Specifications of IDT72V295L15PF

Function
Synchronous
Memory Size
2.3K (64 x 36)
Access Time
15ns
Voltage - Supply
3 V ~ 3.6 V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
64-TQFP, 64-VQFP
Configuration
Dual
Density
2.25Mb
Access Time (max)
10ns
Word Size
18b
Organization
128Kx18
Sync/async
Synchronous
Expandable
Yes
Bus Direction
Uni-Directional
Package Type
TQFP
Clock Freq (max)
66.7MHz
Operating Supply Voltage (typ)
3.3V
Operating Supply Voltage (min)
3V
Operating Supply Voltage (max)
3.6V
Supply Current
60mA
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
64
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Data Rate
-
Lead Free Status / RoHS Status
Not Compliant, Contains lead / RoHS non-compliant
Other names
72V295L15PF

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
IDT72V295L15PF
Manufacturer:
IDT
Quantity:
1 831
Part Number:
IDT72V295L15PF
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT72V295L15PF8
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT72V295L15PFI
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT72V295L15PFI8
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
NOTES:
1. Retransmit setup is complete after OR returns LOW.
2. No more than D - 2 words may be written to the FIFO between Reset (Master or Partial) and Retransmit setup. Therefore, IR will be LOW throughout the Retransmit setup
3. OE = LOW
4. W
5. There must be at least two words written to the FIFO before a Retransmit operation can be invoked.
NOTE:
1. X = 16 for the IDT72V295 and X = 17 for the IDT72V2105.
Q
IDT72V295/72V2105 3.3V HIGH DENSITY CMOS
SUPERSYNC FIFO
WCLK
RCLK
0
procedure. D = 131,073 for the IDT72V295 and 262,145 for the IDT72V2105.
WEN
REN
- Q
PAE
PAF
1
OR
, W
WCLK
HF
RT
n
SEN
2
, W
LD
SI
t
ENS
3
= first, second and third words written to the FIFO after Master Reset.
W
x
TM
131,072 x 18, 262,144 x 18
Figure 13. Serial Loading of Programmable Flag Registers (IDT Standard and FWFT Modes)
t
ENH
t
ENS
BIT 0
t
t
t
ENS
t
LDS
RTS
DS
t
RTS
t
t
W
LDH
ENH
x+1
t
t
t
ENH
REF
HF
EMPTY OFFSET
t
SKEW2
1
Figure 12. Retransmit Timing (FWFT Mode)
2
t
PAF
1
t
A
BIT X
t
REF
21
t
(1)
ENS
W
BIT 0
1
(4)
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
2
t
A
t
PAE
FULL OFFSET
W
2
(4)
3
t
A
W
3
BIT X
(4)
t
t
ENH
t
LDH
DH
(1)
4668 drw 16
4
t
A
W
4668 drw 15
4
t
ENH

Related parts for IDT72V295L15PF