IDT72V835L15PF IDT, Integrated Device Technology Inc, IDT72V835L15PF Datasheet - Page 13

no-image

IDT72V835L15PF

Manufacturer Part Number
IDT72V835L15PF
Description
IC FIFO SYNC 2048X18 128QFP
Manufacturer
IDT, Integrated Device Technology Inc
Series
72Vr
Datasheet

Specifications of IDT72V835L15PF

Function
Asynchronous, Synchronous
Memory Size
36.8K (2K x 18)
Data Rate
67MHz
Access Time
15ns
Voltage - Supply
3 V ~ 3.6 V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
128-TQFP, 128-VQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
72V835L15PF

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
IDT72V835L15PF
Manufacturer:
IDT
Quantity:
12
Part Number:
IDT72V835L15PF
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT72V835L15PF8
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT72V835L15PFI
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT72V835L15PFI8
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
NOTES:
1. t
2. Select this mode by setting (FL, RXI, WXI) = (0,0,0), (0,1,1), (1,0,0) or (1,1,1) during Reset.
NOTES:
1. When t
2. The first word is available the cycle after EF goes HIGH, always.
3. Select this mode by setting (FL, RXI, WXI) = (0,0,0), (0,1,1), (1,0,0) or (1,1,1) during Reset.
IDT72V805/72V815/72V825/72V835/72V845
3.3 V CMOS DUAL SyncFIFO™ 256 x 18, 512 x 18, 1,024 x 18, 4,096 x 18
the rising edge of WCLK and the rising edge of RCLK is less than t
The Latency Timing applies only at the Empty Boundary (EF = LOW).
SKEW1
Q
D
SKEW1
is the minimum time between a rising WCLK edge and a rising RCLK edge to guarantee that EF will go HIGH during the current clock cycle. If the time between
WCLK
0
0
RCLK
Q
WEN
- Q
- D
REN
0
WCLK
OE
RCLK
EF
minimum specification, t
- Q
WEN
17
17
REN
OE
EF
17
t
ENS
t
ENS
Figure 8. First Data Word Latency with Single Register-Buffered EF
t
DS
Figure 7. Read Cycle Timing with Single Register-Buffered EF
FRL
(maximum) = t
D
t
0
OLZ
(first valid write)
t
t
SKEW1
ENH
t
CLKH
CLK
t
t
REF
A
+ t
t
SKEW1
OE
SKEW1
t
. When t
FRL (1)
t
CLK
NO OPERATION
, then EF may not change state until the next RCLK edge.
t
OLZ
t
D
SKEW1
SKEW1
1
t
t
REF
CLKL
t
< minimum specification, t
ENS
(1)
13
t
OE
VALID DATA
D
t
A
2
FRL
EF EF
EF EF (IDT Standard Mode)
t
REF
(maximum) = either 2*t
EF EF
EF EF (IDT Standard Mode)
t
OHZ
D
0
COMMERCIAL AND INDUSTRIAL
D
t
CLK
A
3
+ t
TEMPERATURE RANGES
SKEW1
or t
FEBRUARY 11, 2009
CLK
D
4295 drw 07
+ t
1
4295 drw 08
D
SKEW1
4
.

Related parts for IDT72V835L15PF