ST72F264G ST Microelectronics, ST72F264G Datasheet - Page 70

no-image

ST72F264G

Manufacturer Part Number
ST72F264G
Description
(ST72F260G - ST72F264G) 8-BIT MCU
Manufacturer
ST Microelectronics
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ST72F264G1B5
Manufacturer:
ST
0
Part Number:
ST72F264G1M6
Manufacturer:
ST
0
Part Number:
ST72F264G2B5
Manufacturer:
ST
0
Part Number:
ST72F264G2B5
Manufacturer:
ST
Quantity:
20 000
Part Number:
ST72F264G2B6
Manufacturer:
ST
Quantity:
10
Part Number:
ST72F264G2B6
Manufacturer:
NEC
Quantity:
6 097
Part Number:
ST72F264G2B6
Manufacturer:
ST
Quantity:
20 000
Part Number:
ST72F264G2H
Manufacturer:
ST
0
Part Number:
ST72F264G2H1
Manufacturer:
CMD
Quantity:
1 020
Part Number:
ST72F264G2H1
Manufacturer:
ST
0
Part Number:
ST72F264G2H1
Manufacturer:
ST
Quantity:
20 000
Part Number:
ST72F264G2H1E
Manufacturer:
ST
Quantity:
50 000
Part Number:
ST72F264G2H1E
Manufacturer:
ST
Quantity:
20 000
Part Number:
ST72F264G2M6
Manufacturer:
SCS
Quantity:
1 225
Part Number:
ST72F264G2M6
Manufacturer:
ST
Quantity:
20 000
www.DataSheet4U.com
DataSheet
ST72260G, ST72262G, ST72264G
16-BIT TIMER (Cont’d)
CONTROL/STATUS REGISTER (CSR)
Read Only (except bit 2 R/W)
Reset Value: xxxx x0xx (xxh)
Bit 7 = ICF1 Input Capture Flag 1.
0: No input capture (reset value).
1: An input capture has occurred on the ICAP1 pin
Bit 6 = OCF1 Output Compare Flag 1.
0: No match (reset value).
1: The content of the free running counter has
Bit 5 = TOF Timer Overflow Flag.
0: No timer overflow (reset value).
1: The free running counter rolled over from FFFFh
70/171
ICF1
or the counter has reached the OC2R value in
PWM mode. To clear this bit, first read the SR
register, then read or write the low byte of the
IC1R (IC1LR) register.
matched the content of the OC1R register. To
clear this bit, first read the SR register, then read
or write the low byte of the OC1R (OC1LR) reg-
ister.
to 0000h. To clear this bit, first read the SR reg-
ister, then read or write the low byte of the CR
(CLR) register.
7
4
U
OCF1
.com
TOF
ICF2 OCF2 TIMD
www.DataSheet4U.com
0
0
0
Note: Reading or writing the ACLR register does
not clear TOF.
Bit 4 = ICF2 Input Capture Flag 2.
0: No input capture (reset value).
1: An input capture has occurred on the ICAP2
Bit 3 = OCF2 Output Compare Flag 2.
0: No match (reset value).
1: The content of the free running counter has
Bit 2 = TIMD Timer disable.
This bit is set and cleared by software. When set, it
freezes the timer prescaler and counter and disa-
bled the output functions (OCMP1 and OCMP2
pins) to reduce power consumption. Access to the
timer registers is still available, allowing the timer
configuration to be changed, or the counter reset,
while it is disabled.
0: Timer enabled
1: Timer prescaler, counter and outputs disabled
Bits 1:0 = Reserved, must be kept cleared.
pin. To clear this bit, first read the SR register,
then read or write the low byte of the IC2R
(IC2LR) register.
matched the content of the OC2R register. To
clear this bit, first read the SR register, then read
or write the low byte of the OC2R (OC2LR) reg-
ister.
www.DataSheet
www.DataSheet
www.DataSheet
www.DataSheet4U
4U
4U.com
4U
.com
.com
.com

Related parts for ST72F264G