ST72F264G ST Microelectronics, ST72F264G Datasheet - Page 46

no-image

ST72F264G

Manufacturer Part Number
ST72F264G
Description
(ST72F260G - ST72F264G) 8-BIT MCU
Manufacturer
ST Microelectronics
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ST72F264G1B5
Manufacturer:
ST
0
Part Number:
ST72F264G1M6
Manufacturer:
ST
0
Part Number:
ST72F264G2B5
Manufacturer:
ST
0
Part Number:
ST72F264G2B5
Manufacturer:
ST
Quantity:
20 000
Part Number:
ST72F264G2B6
Manufacturer:
ST
Quantity:
10
Part Number:
ST72F264G2B6
Manufacturer:
NEC
Quantity:
6 097
Part Number:
ST72F264G2B6
Manufacturer:
ST
Quantity:
20 000
Part Number:
ST72F264G2H
Manufacturer:
ST
0
Part Number:
ST72F264G2H1
Manufacturer:
CMD
Quantity:
1 020
Part Number:
ST72F264G2H1
Manufacturer:
ST
0
Part Number:
ST72F264G2H1
Manufacturer:
ST
Quantity:
20 000
Part Number:
ST72F264G2H1E
Manufacturer:
ST
Quantity:
50 000
Part Number:
ST72F264G2H1E
Manufacturer:
ST
Quantity:
20 000
Part Number:
ST72F264G2M6
Manufacturer:
SCS
Quantity:
1 225
Part Number:
ST72F264G2M6
Manufacturer:
ST
Quantity:
20 000
www.DataSheet4U.com
DataSheet
ST72260G, ST72262G, ST72264G
MISCELLANEOUS REGISTERS (Cont’d)
10.3 MISCELLANEOUS REGISTER DESCRIPTION
MISCELLANEOUS REGISTER 1 (MISCR1)
Read /Write
Reset Value: 0000 0000 (00h)
Bits 7:6 = IS1[1:0] ei1 sensitivity
The interrupt sensitivity, defined using the IS1[1:0]
bits, is applied to the ei1 external interrupts. These
two bits can be written only when the I[1:0] bits in
the CC register are set to 1 (interrupt masked).
ei1: Port B (C optional)
Bit 5 = MCO Main clock out selection
This bit enables the MCO alternate function on the
PC2 I/O port. It is set and cleared by software.
0: MCO alternate function disabled (I/O pin free for
1: MCO alternate function enabled (f
Bits 4:3 = IS0[1:0] ei0 sensitivity
The interrupt sensitivity, defined using the IS0[1:0]
bits, is applied to the ei0 external interrupts. These
two bits can be written only when the I[1:0] bits in-
the CC register are set to 1 (interrupt masked).
ei0: Port A (C optional)
46/171
Falling edge & low level
Rising edge only
Falling edge only
Rising and falling edge
Falling edge & low level
Rising edge only
Falling edge only
Rising and falling edge
IS11
general-purpose I/O)
port)
7
4
External Interrupt Sensitivity
External Interrupt Sensitivity
U
IS10 MCO IS01
.com
IS00
CP1
CPU
www.DataSheet4U.com
CP0
IS11 IS10
IS01 IS00
on I/O
0
0
1
1
0
0
1
1
SMS
0
0
1
0
1
0
1
0
1
Bits 2:1 = CP[1:0] CPU clock prescaler
These bits select the CPU clock prescaler which is
applied in the various slow modes. Their action is
conditioned by the setting of the SMS bit. These
two bits are set and cleared by software
Bit 0 = SMS Slow mode select
This bit is set and cleared by software.
0: Normal mode. f
1: Slow mode. f
See low power consumption mode and MCC
chapters for more details.
f
CPU
in SLOW mode
f
f
f
f
OSC2
OSC2
OSC2
OSC2
/ 16
CPU
/ 2
/ 4
/ 8
CPU
is given by CP1, CP0
=
f
OSC2
www.DataSheet
www.DataSheet
www.DataSheet
www.DataSheet4U
CP1
0
1
0
1
CP0
0
0
1
1
4U
4U.com
4U
.com
.com
.com

Related parts for ST72F264G