HMP351U6MMP8C Hynix Semiconductor, HMP351U6MMP8C Datasheet - Page 16
![no-image](/images/manufacturer_photos/0/3/320/hynix_semiconductor_sml.jpg)
HMP351U6MMP8C
Manufacturer Part Number
HMP351U6MMP8C
Description
240pin Ddr2 Sdram Unbuffered Dimms Based On 2gb M Version
Manufacturer
Hynix Semiconductor
Datasheet
1.HMP351U6MMP8C.pdf
(21 pages)
Rev. 0.1 / May 2008
Notes :
1. For details and notes, please refer to the relevant HYNIX component datasheet (HY5PS1G[8, 16]31CFP).
2. 0°C ≤ TCASE ≤ 85°C
3. 85°C < TCASE ≤ 95°C
Address and control input setup time
Address and control input hold time
Read preamble
Read postamble
Auto-Refresh to Active/Auto-Refresh command period
Row Active to Row Active Delay for 1KB page size
Row Active to Row Active Delay for 2KB page size
Four Activate Window for 1KB page size
Four Activate Window for 2KB page size
CAS to CAS command delay
Write recovery time
Auto Precharge Write Recovery + Precharge Time
Write to Read Command Delay
Internal read to precharge command delay
Exit self refresh to a non-read command
Exit self refresh to a read command
Exit precharge power down to any non-read command
Exit active power down to read command
Exit active power down to read command
(Slow exit, Lower power)
CKE minimum pulse width
(high and low pulse width)
ODT turn-on delay
ODT turn-on
ODT turn-on(Power-Down mode)
ODT turn-off delay
ODT turn-off
ODT turn-off (Power-Down mode)
ODT to power down entry latency
ODT power down exit latency
OCD drive mode output delay
Minimum time clocks remains ON after CKE
asynchronously drops LOW
Average periodic Refresh Interval
Parameter
Symbol
tAONPD
tXARDS
tAOFPD
tAOND
tRPRE
tRPST
tXSNR
tXSRD
tXARD
tAOFD
tANPD
tAXPD
tDelay
tWTR
tREFI
tREFI
tRRD
tRRD
tFAW
tFAW
tCCD
tAON
tRFC
tDAL
tRTP
tCKE
tAOF
tWR
tOIT
tXP
tIH
tIS
1240pin DDR2 SDRAM Unbuffered DIMMs
tIS+tCK+tIH
tAC(min)+2
tAC(min)+2
tRFC + 10
tWR+tRP
tAC(min)
tAC(min)
127.5
6 - AL
Min
37.5
350
475
200
0.9
0.4
7.5
7.5
2.5
10
50
15
10
3
8
0
2
2
3
2
-
-
2
DDR2-400
2tCK+tAC(m
tAC(max)+1
2.5tCK+tA
C(max)+1
tAC(max)+
ax)+1
Max
7.8
3.9
1.1
0.6
2.5
0.6
12
2
-
-
-
-
-
-
-
-
-
-
-
-
tIS+tCK+tIH
tAC(min)+2
tAC(min)+2
tRFC + 10
tWR+tRP
tAC(min)
tAC(min)
127.5
6 - AL
Min
37.5
250
375
200
0.9
0.4
7.5
7.5
7.5
2.5
10
50
15
2
2
3
2
3
8
0
-
-
2
DDR2-533
2tCK+tAC(m
tAC(max)+1
2.5tCK+tA
C(max)+1
tAC(max)+
Max
ax)+1
7.8
3.9
1.1
0.6
2.5
0.6
12
2
-
-
-
-
-
-
-
-
-
-
-
-
- continued -
Unit Note
tCK
tCK
tCK
tCK
tCK
tCK
tCK
tCK
tCK
tCK
tCK
tCK
tCK
ns
us
us
ps
ps
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
2
3
16