DSPIC30F4012 Microchip Technology Inc., DSPIC30F4012 Datasheet - Page 81

• Manufacturer Part Number: DSPIC30F4012
• Description: Dspic30f4011/4012 Enhanced Flash 16-bit Digital Signal Controller
• Manufacturer: Microchip Technology Inc.

12.2.2
CPU Idle mode allows input capture module operation
with full functionality. In the CPU Idle mode, the interrupt
mode selected by the ICI<1:0> bits are applicable, as
well as the 4:1 and 16:1 capture prescale settings which
are defined by control bits ICM<2:0>. This mode
requires the selected timer to be enabled. Moreover, the
ICSIDL bit must be asserted to a logic ‘0’.
If
ICM<2:0> = 111 in CPU Idle mode, the input capture
pin will serve only as an external interrupt pin.
© 2007 Microchip Technology Inc.
the
input
INPUT CAPTURE IN CPU IDLE
MODE
capture
module
is
defined
as
12.3
The input capture channels have the ability to generate
an interrupt, based upon the selected number of
capture events. The selection number is set by control
bits, ICI<1:0> (ICxCON<6:5>).
Each channel provides an interrupt flag (ICxIF) bit. The
respective capture channel interrupt flag is located in
the corresponding IFSx register.
Enabling an interrupt is accomplished via the respec-
tive Capture Channel Interrupt Enable (ICxIE) bit. The
capture interrupt enable bit is located in the
corresponding IECx register.
dsPIC30F4011/4012
Input Capture Interrupts
DS70135E-page 79