FAN3225T Fairchild Semiconductor, FAN3225T Datasheet - Page 19
FAN3225T
Manufacturer Part Number
FAN3225T
Description
The FAN3223-25 family of dual 4A gate drivers is designed to drive N-channel enhancement-mode MOSFETs in low-side switching applications by providing high peak current pulses during the short switching intervals
Manufacturer
Fairchild Semiconductor
Datasheet
1.FAN3224C.pdf
(25 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
FAN3225TMPX
Manufacturer:
FAIRCHILD/仙童
Quantity:
20 000
Part Number:
FAN3225TMX
Manufacturer:
ON/安森美
Quantity:
20 000
© 2007 Fairchild Semiconductor Corporation
FAN3223 / FAN3224 / FAN3225 • Rev. 1.0.8
Truth Table of Logic Operation
The FAN3225 truth table indicates the operational states
using the dual-input configuration. In a non-inverting
driver configuration, the IN- pin should be a logic LOW
signal. If the IN- pin is connected to logic HIGH, a disable
function is realized, and the driver output remains LOW
regardless of the state of the IN+ pin.
In the non-inverting driver configuration in Figure 50, the
IN- pin is tied to ground and the input signal (PWM) is
applied to IN+ pin. The IN- pin can be connected to logic
HIGH to disable the driver and the output remains LOW,
regardless of the state of the IN+ pin.
In the inverting driver application in Figure 51, the IN+
pin is tied HIGH. Pulling the IN+ pin to GND forces the
output LOW, regardless of the state of the IN- pin.
IN+
Figure 50. Dual-Input Driver Enabled,
Figure 51. Dual-Input Driver Enabled,
0
0
1
1
Non-Inverting Configuration
Inverting Configuration
IN-
0
1
0
1
OUT
0
0
1
0
19
Operational Waveforms
At power-up, the driver output remains LOW until the
V
magnitude of the OUT pulses rises with V
steady-state
operation illustrated in Figure 52 shows that the output
remains LOW until the UVLO threshold is reached, then
the output is in-phase with the input.
For the inverting configuration of Figure 51, start-up
waveforms are shown in Figure 53. With IN+ tied to
VDD and the input signal applied to IN–, the OUT
pulses are inverted with respect to the input. At power-
up, the inverted output remains LOW until the V
voltage reaches the turn-on threshold, then it follows the
input with inverted phase.
DD
Figure 52. Non-Inverting Start-Up Waveforms
voltage reaches the turn-on threshold. The
Figure 53. Inverting Start-Up Waveforms
V
DD
is
reached.
The
www.fairchildsemi.com
non-inverting
DD
until
DD