AD9739A Analog Devices, AD9739A Datasheet - Page 62

no-image

AD9739A

Manufacturer Part Number
AD9739A
Description
14-Bit, 2.5 GSPS, RF D/A Converter
Manufacturer
Analog Devices
Datasheet

Specifications of AD9739A

Resolution (bits)
14bit
Dac Update Rate
2.5GSPS
Dac Settling Time
n/a
Max Pos Supply (v)
n/a
Single-supply
No
Dac Type
Current Out
Dac Input Format
LVDS,Par

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD9739ABBCZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
AD9737A/AD9739A
Table 29. Recommended SPI Initialization
Step
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
Address (Hex)
0x00
0x00
0x00
0x22
0x23
0x24
0x25
0x27
0x28
0x29
0x26
0x26
0x2A
0x13
0x10
0x10
0x10
0x21
0x06
0x07
0x08
Write Value
0x00
0x20
0x00
0x0F
0x0F
0x30
0x80
0x44
0x6C
0xCB
0x02
0x03
0x72
0x00
0x02
0x03
0x00
0x02
0x00
Comments
Configure for the 4-wire SPI mode with MSB. Note that Bits[7:5] must be mirrored onto
Bits[2:0] because the MSB/LSB format can be unknown at power-up.
Software reset to default SPI values.
Clear the reset bit.
Set the common-mode voltage of DACCLK_P and DACCLK_N inputs
Configure the Mu controller.
Enable the Mu controller search and track mode.
Wait for 160 k × 1/f
Read back Register 0x2A and confirm that it is equal to 0x01 to ensure that the DLL loop
is locked. If it is not locked, return to Step 10 and repeat. Limit attempts to three before
breaking out of the loop and reporting a Mu lock failure.
Ensure that the
Set FINE_DEL_SKEW to 2.
Disable the data Rx controller before enabling it.
Enable the data Rx controller for loop and IRQ.
Enable the data Rx controller for search and track mode.
Wait for 135 k × 1/f
Read back Register 0x21 and confirm that it is equal to 0x09 to ensure that the DLL loop
is locked and tracking. If it is not locked and tracking, return to Step 16 and repeat. Limit
attempts to three before breaking out of the loop and reporting an Rx data lock failure.
Optional: modify the TxDAC I
Optional: modify the TxDAC operation mode (the default is normal mode).
Rev. | Page 62 of 64
C
AD9737A/AD9739A
DATA
DATA
cycles.
cycles.
OUTFS
setting (the default is 20 mA).
are fed with DCI clock input from the data source.
Data Sheet

Related parts for AD9739A