SAM9XE128 Atmel Corporation, SAM9XE128 Datasheet - Page 193
SAM9XE128
Manufacturer Part Number
SAM9XE128
Description
Manufacturer
Atmel Corporation
Datasheets
1.SAM9260.pdf
(290 pages)
2.SAM9261.pdf
(248 pages)
3.SAM9XE128.pdf
(860 pages)
4.SAM9XE128.pdf
(48 pages)
Specifications of SAM9XE128
Flash (kbytes)
128 Kbytes
Pin Count
217
Max. Operating Frequency
180 MHz
Cpu
ARM926
Hardware Qtouch Acquisition
No
Max I/o Pins
96
Ext Interrupts
96
Usb Transceiver
3
Usb Speed
Full Speed
Usb Interface
Host, Device
Spi
2
Twi (i2c)
2
Uart
6
Ssc
1
Ethernet
1
Sd / Emmc
1
Graphic Lcd
No
Video Decoder
No
Camera Interface
Yes
Adc Channels
4
Adc Resolution (bits)
10
Adc Speed (ksps)
312
Resistive Touch Screen
No
Temp. Sensor
No
Crypto Engine
No
Sram (kbytes)
16
Self Program Memory
NO
External Bus Interface
1
Dram Memory
sdram
Nand Interface
Yes
Picopower
No
Temp. Range (deg C)
-40 to 85
I/o Supply Class
1.8/3.3
Operating Voltage (vcc)
1.65 to 1.95
Fpu
No
Mpu / Mmu
No / Yes
Timers
6
Output Compare Channels
6
Input Capture Channels
6
32khz Rtc
Yes
Calibrated Rc Oscillator
No
- SAM9260 PDF datasheet
- SAM9261 PDF datasheet #2
- SAM9XE128 PDF datasheet #3
- SAM9XE128 PDF datasheet #4
- Current page: 193 of 290
- Download datasheet (5Mb)
8.18
8.18.1
ARM DDI 0165B
Cycle
Normal
1 cycle interlock
Data swap
Interlocks
1
2
1
2
3
A data swap is similar to a back-to-back load and store instruction. The data is read from
external memory in the second cycle and the contents of the register are written to the
external memory in the third cycle (which is merged with the first Execute cycle of the
next instruction).
The data swapped can be a byte or word quantity.
The swap operation might be aborted in either the read or the write cycle. An aborted
swap operation does not affect the destination register.
Data swap instructions are not available in Thumb state.
The DLOCK output of ARM9E-S is driven HIGH for both read and write cycles to
indicate to the memory system that it is an atomic operation.
A swap operation can cause one and two-cycle interlocks in a similar fashion to a load
register instruction.
Table 8-25 shows the cycle timing for the basic data swap operation.
IA
pc+3i
pc+3i
pc+3i
pc+3i
pc+3i
Note
Copyright © 2000 ARM Limited. All rights reserved.
I cycle
InMREQ,
ISEQ
S cycle
I cycle
I cycle
S cycle
INSTR
(pc+2i)
-
(pc+3i)
(pc+2i)
-
-
(pc+3i)
DA
da
da
da
da
-
DnMREQ,
DSEQ
N cycle
N cycle
N cycle
N cycle
I cycle
Table 8-25 Data swap cycle timing
RDATA
(da)
-
(da)
-
-
Instruction Cycle Times
WDATA
-
Rd
-
Rd
-
8-33
Related parts for SAM9XE128
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
INTERVAL AND WIPE/WASH WIPER CONTROL IC WITH DELAY
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
Low-Voltage Voice-Switched IC for Hands-Free Operation
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
MONOLITHIC INTEGRATED FEATUREPHONE CIRCUIT
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
AM-FM Receiver IC U4255BM-M
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
Monolithic Integrated Feature Phone Circuit
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
Multistandard Video-IF and Quasi Parallel Sound Processing
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
High-performance EE PLD
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
8-bit Flash Microcontroller
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
2-Wire Serial EEPROM
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
U6046BREAR WINDOW HEATING TIMER / LONG-TERM TIMER
Manufacturer:
ATMEL Corporation
Datasheet: