ATxmega64B3 Atmel Corporation, ATxmega64B3 Datasheet - Page 381

• Manufacturer Part Number: ATxmega64B3
• Manufacturer: Atmel Corporation

Specifications of ATxmega64B3

• Flash (kbytes): 64 Kbytes
• Pin Count: 64
• Max. Operating Frequency: 32 MHz
• Cpu: 8-bit AVR
• # Of Touch Channels: 16
• Hardware Qtouch Acquisition: No
• Max I/o Pins: 36
• Ext Interrupts: 36
• Usb Transceiver: 1
• Usb Speed: Full Speed
• Usb Interface: Device
• Spi: 2
• Twi (i2c): 1
• Uart: 1
• Segment Lcd: 100
• Graphic Lcd: No
• Video Decoder: No
• Camera Interface: No
• Adc Channels: 8
• Adc Resolution (bits): 12
• Adc Speed (ksps): 2000
• Analog Comparators: 2
• Resistive Touch Screen: No
• Temp. Sensor: Yes
• Crypto Engine: AES/DES
• Sram (kbytes): 4
• Eeprom (bytes): 2048
• Self Program Memory: YES
• Dram Memory: No
• Nand Interface: No
• Picopower: Yes
• Temp. Range (deg C): -40 to 85
• I/o Supply Class: 1.6 to 3.6
• Operating Voltage (vcc): 1.6 to 3.6
• Fpu: No
• Mpu / Mmu: no / no
• Timers: 2
• Output Compare Channels: 6
• Input Capture Channels: 6
• Pwm Channels: 6
• 32khz Rtc: Yes
• Calibrated Rc Oscillator: Yes

28.7
28.7.1
28.7.2
28.7.3
8291A–AVR–10/11
Register Description – PDI Control and Status Registers
STATUS
RESET
CTRL
–
–
Control register
–
Reset register
Status register
The PDI control and status registers are accessible in the PDI control and status register space
(CSRS) using the LDCS and STCS instructions. The CSRS contains registers directly involved
in configuration and status monitoring of the PDI itself.
• Bit 7:2
These bits are unused and reserved for future use. For compatibility with future devices, always
write these bits to zero when this register is written.
• Bit 1
This status bit is set when the key signalling enables the NVM programming interface. The exter-
nal programmer can poll this bit to verify successful enabling. Writing the NVMEN bit disables
the NVM interface.
• Bit 0
This bit is unused and reserved for future use. For compatibility with future devices, always write
this bit to zero when this register is written.
• Bit 7:0
When the reset signature, 0x59, is written to RESET, the device is forced into reset. The device
is kept in reset until RESET is written with a data value different from the reset signature. Read-
ing the lsb will return the status of the reset. The seven msbs will always return the value 0x00,
regardless of whether the device is in reset or not.
• Bit 7:3
These bits are unused and reserved for future use. For compatibility with future devices, always
write these bits to zero when this register is written.
Bit
+0x01
Read/Write
Initial Value
Bit
+0x00
Read/Write
Initial Value
Bit
+0x02
Read/Write
Initial Value
–
–
–
–
–
NVMEN: Nonvolatile Memory Enable
Reserved
Reserved
RESET[7:0]: Reset Signature
Reserved
R/W
R
R
7
–
0
7
0
7
–
0
R/W
R
R
6
–
0
6
0
6
–
0
R/W
R
R
5
–
0
5
0
5
–
0
R/W
R
R
4
–
0
4
0
4
–
0
RESET[7:0]
R/W
R
R
3
–
0
3
0
3
–
0
Atmel AVR XMEGA B
R/W
R/W
R
2
–
0
2
0
2
0
GUARDTIME[2:0]
NVMEN
R/W
R/W
R/W
1
0
1
0
1
0
R/W
R/W
R
0
–
0
0
0
0
0
STATUS
RESET
CTRL
381