ATmega16M1 Atmel Corporation, ATmega16M1 Datasheet - Page 170

• Manufacturer Part Number: ATmega16M1
• Manufacturer: Atmel Corporation

Specifications of ATmega16M1

• Flash (kbytes): 16 Kbytes
• Pin Count: 32
• Max. Operating Frequency: 16 MHz
• Cpu: 8-bit AVR
• # Of Touch Channels: 12
• Hardware Qtouch Acquisition: No
• Max I/o Pins: 27
• Ext Interrupts: 27
• Usb Speed: No
• Usb Interface: No
• Spi: 1
• Uart: 1
• Can: 1
• Lin: 1
• Graphic Lcd: No
• Video Decoder: No
• Camera Interface: No
• Adc Channels: 11
• Adc Resolution (bits): 10
• Adc Speed (ksps): 125
• Analog Comparators: 4
• Resistive Touch Screen: No
• Dac Channels: 1
• Dac Resolution (bits): 10
• Temp. Sensor: Yes
• Crypto Engine: No
• Sram (kbytes): 1
• Eeprom (bytes): 512
• Self Program Memory: YES
• Dram Memory: No
• Nand Interface: No
• Picopower: No
• Temp. Range (deg C): -40 to 85
• I/o Supply Class: 2.7 to 5.5
• Operating Voltage (vcc): 2.7 to 5.5
• Fpu: No
• Mpu / Mmu: no / no
• Timers: 2
• Output Compare Channels: 14
• Input Capture Channels: 1
• Pwm Channels: 10
• 32khz Rtc: No
• Calibrated Rc Oscillator: Yes

19.5
19.5.1
19.5.2
170
CAN Channel
ATmega16M1/32M1/64M1
Configuration
Bit Timing
The CAN channel can be in:
Figure 19-6. Listening Mode
FSM’s (Finite State Machine) of the CAN channel need to be synchronous to the time quantum.
So, the input clock for bit timing is the clock used into CAN channel FSM’s.
Field and segment abbreviations:
• Enabled mode
• Standby mode
• Listening mode
• BRP: Baud Rate Prescaler
• TQ: Time Quantum (output of Baud Rate Prescaler)
• SYNS: SYNchronization Segment is 1 TQ long
• PRS: PRopagation time Segment is programmable to be 1, 2, ..., 8 TQ long
• PHS1: PHase Segment 1 is programmable to be 1, 2, ..., 8 TQ long
• PHS2: PHase Segment 2 is programmable to be ≤ PHS1 and ≥ INFORMATION
• INFORMATION PROCESSING TIME is 2 TQ
• SJW: (Re) Synchronization Jump Width is programmable between 1 and min (4, PHS1)
PROCESSING TIME
– the CAN channel (internal TxCAN & RxCAN) is enabled
– the input clock is enabled
– the transmitter constantly provides a recessive level (on internal TxCAN) and the
– input clock is enabled
– the registers and pages remain accessible
– enables a hardware loop back, internal TxCAN on internal RxCAN
– provides a recessive level on TXCAN output pin
– does not disable RXCAN input pin
– freezes TEC and REC error counters
In this mode:
In standby mode:
This mode is transparent for the CAN channel:
receiver is disabled
LISTEN
RxCAN
TxCAN
internal
internal
1
0
PD5
PD6
RXCAN
TXCAN
8209D–AVR–11/10