ATmega16A Atmel Corporation, ATmega16A Datasheet - Page 228

no-image

ATmega16A

Manufacturer Part Number
ATmega16A
Description
Manufacturer
Atmel Corporation
Datasheets

Specifications of ATmega16A

Flash (kbytes)
16 Kbytes
Pin Count
44
Max. Operating Frequency
16 MHz
Cpu
8-bit AVR
# Of Touch Channels
16
Hardware Qtouch Acquisition
No
Max I/o Pins
32
Ext Interrupts
3
Usb Speed
No
Usb Interface
No
Spi
1
Twi (i2c)
1
Uart
1
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
8
Adc Resolution (bits)
10
Adc Speed (ksps)
15
Analog Comparators
1
Resistive Touch Screen
No
Temp. Sensor
No
Crypto Engine
No
Sram (kbytes)
1
Eeprom (bytes)
512
Self Program Memory
YES
Dram Memory
No
Nand Interface
No
Picopower
No
Temp. Range (deg C)
-40 to 85
I/o Supply Class
2.7 to 5.5
Operating Voltage (vcc)
2.7 to 5.5
Fpu
No
Mpu / Mmu
no / no
Timers
3
Output Compare Channels
4
Input Capture Channels
1
Pwm Channels
4
32khz Rtc
Yes
Calibrated Rc Oscillator
Yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATmega16A-AU
Manufacturer:
HIROSE
Quantity:
3 000
Part Number:
ATmega16A-AU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATmega16A-AU
Manufacturer:
MICROCHIP
Quantity:
250
Part Number:
ATmega16A-AU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
ATmega16A-AUR
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATmega16A-AUR
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
ATmega16A-PU
Manufacturer:
AT
Quantity:
20 000
Company:
Part Number:
ATmega16A-PU
Quantity:
25 000
Part Number:
ATmega16A-U-TH
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
ATmega16AU-TH
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
23.4
228
TAP Controller
ATmega16A
Figure 23-2. TAP Controller State Diagram
The TAP controller is a 16-state finite state machine that controls the operation of the Boundary-
scan circuitry, JTAG programming circuitry, or On-chip Debug system. The state transitions
depicted in
transition) at the time of the rising edge at TCK. The initial state after a Power-On Reset is Test-
Logic-Reset.
As a definition in this document, the LSB is shifted in and out first for all Shift Registers.
Assuming Run-Test/Idle is the present state, a typical scenario for using the JTAG interface is:
• At the TMS input, apply the sequence 1, 1, 0, 0 at the rising edges of TCK to enter the Shift
Instruction Register – Shift-IR state. While in this state, shift the four bits of the JTAG
instructions into the JTAG Instruction Register from the TDI input at the rising edge of TCK.
1
0
Test-Logic-Reset
Figure 23-2
Run-Test/Idle
0
depend on the signal present on TMS (shown adjacent to each state
1
1
0
Select-DR Scan
Capture-DR
Update-DR
Pause-DR
Exit1-DR
Exit2-DR
Shift-DR
1
0
0
1
0
1
1
0
1
1
0
0
1
0
Select-IR Scan
Capture-IR
Update-IR
Pause-IR
Exit1-IR
Exit2-IR
Shift-IR
1
0
0
1
0
1
1
8154B–AVR–07/09
0
1
1
0
0

Related parts for ATmega16A