ATmega16 Atmel Corporation, ATmega16 Datasheet - Page 234

• Manufacturer Part Number: ATmega16
• Manufacturer: Atmel Corporation

Specifications of ATmega16

• Flash (kbytes): 16 Kbytes
• Pin Count: 44
• Max. Operating Frequency: 16 MHz
• Cpu: 8-bit AVR
• # Of Touch Channels: 16
• Hardware Qtouch Acquisition: No
• Max I/o Pins: 32
• Ext Interrupts: 3
• Usb Speed: No
• Usb Interface: No
• Spi: 1
• Twi (i2c): 1
• Uart: 1
• Graphic Lcd: No
• Video Decoder: No
• Camera Interface: No
• Adc Channels: 8
• Adc Resolution (bits): 10
• Adc Speed (ksps): 15
• Analog Comparators: 1
• Resistive Touch Screen: No
• Temp. Sensor: No
• Crypto Engine: No
• Sram (kbytes): 1
• Eeprom (bytes): 512
• Self Program Memory: YES
• Dram Memory: No
• Nand Interface: No
• Picopower: No
• Temp. Range (deg C): -40 to 85
• I/o Supply Class: 2.7 to 5.5
• Operating Voltage (vcc): 2.7 to 5.5
• Fpu: No
• Mpu / Mmu: no / no
• Timers: 3
• Output Compare Channels: 4
• Input Capture Channels: 1
• Pwm Channels: 4
• 32khz Rtc: Yes
• Calibrated Rc Oscillator: Yes

Scanning the RESET
Pin
Scanning the Clock
Pins
2466T–AVR–07/10
Figure 118. Additional Scan Signal for the Two-wire Interface
The RESET pin accepts 5V active low logic for standard reset operation, and 12V active high
logic for High Voltage Parallel Programming. An observe-only cell as shown in
inserted both for the 5V reset signal; RSTT, and the 12V reset signal; RSTHV.
Figure 119. Observe-only Cell
The AVR devices have many clock options selectable by fuses. These are: Internal RC Oscilla-
tor, External RC, External Clock, (High Frequency) Crystal Oscillator, Low Frequency Crystal
Oscillator, and Ceramic Resonator.
Figure 120
The Enable signal is supported with a general boundary-scan cell, while the Oscillator/Clock out-
put is attached to an observe-only cell. In addition to the main clock, the Timer Oscillator is
scanned in the same way. The output from the internal RC Oscillator is not scanned, as this
Oscillator does not have external connections.
From System Pin
shows how each Oscillator with external connection is supported in the scan chain.
Pxn
Previous
From
Cell
ShiftDR
0
1
ClockDR
D
Slew-rate Limited
FF1
Q
Next
SRC
Cell
To
ATmega16(L)
To System Logic
ODxn
TWIEN
IDxn
OCxn
PUExn
Figure 119
234
is