AT32UC3B064 Atmel Corporation, AT32UC3B064 Datasheet - Page 372

• Manufacturer Part Number: AT32UC3B064
• Manufacturer: Atmel Corporation

Specifications of AT32UC3B064

• Flash (kbytes): 64 Kbytes
• Pin Count: 64
• Max. Operating Frequency: 60 MHz
• Cpu: 32-bit AVR
• # Of Touch Channels: 32
• Hardware Qtouch Acquisition: No
• Max I/o Pins: 44
• Ext Interrupts: 44
• Usb Transceiver: 1
• Usb Speed: Full Speed
• Usb Interface: Device + OTG
• Spi: 4
• Twi (i2c): 1
• Uart: 3
• Ssc: 1
• Graphic Lcd: No
• Video Decoder: No
• Camera Interface: No
• Adc Channels: 8
• Adc Resolution (bits): 10
• Adc Speed (ksps): 384
• Resistive Touch Screen: No
• Temp. Sensor: No
• Crypto Engine: No
• Sram (kbytes): 16
• Self Program Memory: YES
• Dram Memory: No
• Nand Interface: No
• Picopower: No
• Temp. Range (deg C): -40 to 85
• I/o Supply Class: 3.0-3.6 or (1.65-1.95+3.0-3.6)
• Operating Voltage (vcc): 3.0-3.6 or (1.65-1.95+3.0-3.6)
• Fpu: No
• Mpu / Mmu: Yes / No
• Timers: 10
• Output Compare Channels: 16
• Input Capture Channels: 6
• Pwm Channels: 13
• 32khz Rtc: Yes
• Calibrated Rc Oscillator: Yes

22.7.2.11
32059L–AVR32–01/2012
Management of control endpoints
•Special considerations for control endpoints
•STALL handshake and retry mechanism
•Overview
•Control write
If a SETUP packet is received into a control endpoint for which a STALL is requested, the
Received SETUP Interrupt (RXSTPI) bit in UESTAn is set and STALLRQ and STALLEDI are
cleared. The SETUP has to be ACKed.
This management simplifies the enumeration process management. If a command is not sup-
ported or contains an error, the user requests a STALL and can return to the main task, waiting
for the next SETUP request.
The retry mechanism has priority over the STALL handshake. A STALL handshake is sent if the
STALLRQ bit is set and if there is no retry required.
A SETUP request is always ACKed. When a new SETUP packet is received, the RXSTPI is set,
but not the Received OUT Data Interrupt (RXOUTI) bit.
The FIFO Control (FIFOCON) bit in UECONn and the Read/Write Allowed (RWALL) bit in
UESTAn are irrelevant for control endpoints. The user shall therefore never use them on these
endpoints. When read, their value are always zero.
Control endpoints are managed using:
Figure 22-15 on page 373
ler will not necessarily send a NAK on the first IN token:
• The RXSTPI bit which is set when a new SETUP packet is received and which shall be
• The RXOUTI bit which is set when a new OUT packet is received and which shall be cleared
• The Transmitted IN Data Interrupt (TXINI) bit which is set when the current bank is ready to
• If the user knows the exact number of descriptor bytes that must be read, it can then
• Or it can read the bytes and wait for the NAKed IN Interrupt (NAKINI) which tells that all the
cleared by firmware to acknowledge the packet and to free the bank.
by firmware to acknowledge the packet and to free the bank.
accept a new IN packet and which shall be cleared by firmware to send the packet.
anticipate the status stage and send a zero-length packet after the next IN token.
bytes have been sent by the host and that the transaction is now in the status stage.
shows a control write transaction. During the status stage, the control-
372