SC28L92A1BS,551 NXP Semiconductors, SC28L92A1BS,551 Datasheet - Page 43
![IC UART DUAL W/FIFO 44PQFP](/photos/6/92/69297/48-hvqfn_sot778-3_pkg_sml.jpg)
SC28L92A1BS,551
Manufacturer Part Number
SC28L92A1BS,551
Description
IC UART DUAL W/FIFO 44PQFP
Manufacturer
NXP Semiconductors
Series
IMPACTr
Datasheet
1.SC28L92A1B557.pdf
(73 pages)
Specifications of SC28L92A1BS,551
Features
False-start Bit Detection
Number Of Channels
2, DUART
Fifo's
16 Byte
Voltage - Supply
3.3V, 5V
With Auto Flow Control
Yes
With False Start Bit Detection
Yes
With Modem Control
Yes
With Cmos
Yes
Mounting Type
Surface Mount
Package / Case
48-VQFN Exposed Pad, 48-HVQFN, 48-SQFN, 48-DHVQFN
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
935281063551
SC28L92A1BS-S
SC28L92A1BS-S
SC28L92A1BS-S
SC28L92A1BS-S
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
SC28L92A1BS,551
Manufacturer:
NXP Semiconductors
Quantity:
10 000
NXP Semiconductors
SC28L92_7
Product data sheet
7.3.8 Output Port Register (OPR)
Table 50.
The output pins (OP pins) drive the complement of the data in this register as controlled by SOPR
and ROPR.
Table 51.
Bit
7
6
5
4
3
2
1
0
OP7
7
Symbol
-
-
-
-
-
-
-
-
OPR - Output port register (no address) bit allocation
OPR - Output port register (no address) bit description
OP6
6
Description
pin OP7
pin OP6
pin OP5
pin OP4
pin OP3
pin OP2
pin OP1
pin OP0
Rev. 07 — 19 December 2007
3.3 V/5.0 V Dual Universal Asynchronous Receiver/Transmitter
0 = pin HIGH
1 = pin LOW
0 = pin HIGH
1 = pin LOW
0 = pin HIGH
1 = pin LOW
0 = pin HIGH
1 = pin LOW
0 = pin HIGH
1 = pin LOW
0 = pin HIGH
1 = pin LOW
0 = pin HIGH
1 = pin LOW
0 = pin HIGH
1 = pin LOW
OP5
5
OP4
4
OP3
3
OP2
2
SC28L92
OP1
© NXP B.V. 2007. All rights reserved.
1
OP0
43 of 73
0