SC28L92A1BS,551 NXP Semiconductors, SC28L92A1BS,551 Datasheet - Page 41
![IC UART DUAL W/FIFO 44PQFP](/photos/6/92/69297/48-hvqfn_sot778-3_pkg_sml.jpg)
SC28L92A1BS,551
Manufacturer Part Number
SC28L92A1BS,551
Description
IC UART DUAL W/FIFO 44PQFP
Manufacturer
NXP Semiconductors
Series
IMPACTr
Datasheet
1.SC28L92A1B557.pdf
(73 pages)
Specifications of SC28L92A1BS,551
Features
False-start Bit Detection
Number Of Channels
2, DUART
Fifo's
16 Byte
Voltage - Supply
3.3V, 5V
With Auto Flow Control
Yes
With False Start Bit Detection
Yes
With Modem Control
Yes
With Cmos
Yes
Mounting Type
Surface Mount
Package / Case
48-VQFN Exposed Pad, 48-HVQFN, 48-SQFN, 48-DHVQFN
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
935281063551
SC28L92A1BS-S
SC28L92A1BS-S
SC28L92A1BS-S
SC28L92A1BS-S
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
SC28L92A1BS,551
Manufacturer:
NXP Semiconductors
Quantity:
10 000
NXP Semiconductors
SC28L92_7
Product data sheet
7.3.6 Set Output Port bits Register (SOPR)
Ones in the byte written to this register will cause the corresponding bit positions in the
OPR to set to 1. Zeros have no effect. This allows software to set individual bits without
keeping a copy of the OPR bit configuration.
Table 46.
Table 47.
Bit
7
6
5
4
3
2
1
0
set OP7
7
Symbol
-
-
-
-
-
-
-
-
SOPR - Set output port bits register (address 0xE) bit allocation
SOPR - Set output port bits register (address 0xE) bit description
set OP6
6
Description
OPR 7
OPR 6
OPR 5
OPR 4
OPR 3
OPR 2
OPR 1
OPR 0
Rev. 07 — 19 December 2007
3.3 V/5.0 V Dual Universal Asynchronous Receiver/Transmitter
1 = set bit
0 = no change
1 = set bit
0 = no change
1 = set bit
0 = no change
1 = set bit
0 = no change
1 = set bit
0 = no change
1 = set bit
0 = no change
1 = set bit
0 = no change
1 = set bit
0 = no change
set OP5
5
set OP4
4
set OP3
3
set OP2
2
set OP1
SC28L92
© NXP B.V. 2007. All rights reserved.
1
set OP0
41 of 73
0