RC28F320J3F75A Micron Technology Inc, RC28F320J3F75A Datasheet - Page 40

no-image

RC28F320J3F75A

Manufacturer Part Number
RC28F320J3F75A
Description
Manufacturer
Micron Technology Inc
Datasheet

Specifications of RC28F320J3F75A

Lead Free Status / Rohs Status
Supplier Unconfirmed

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
RC28F320J3F75A
Manufacturer:
MIC
Quantity:
233
Part Number:
RC28F320J3F75A
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Table 24: Suspend and Resume Command Bus-Cycles
Note:
Table 25: Valid Commands During Suspend
Datasheet
40
Suspend
Resume
STS Configuration
Read Array
Read Status Register
Clear Status Register
Read Device Information
CFI Query
Word/Byte Program
Buffered Program
Block Erase
Program Suspend
Erase Suspend
Program/Erase Resume
Lock Block
Unlock Block
Program OTP Register
Blank Check
programming operations, rendering array contents at the addressed location(s)
indeterminate.
To suspend an on-going erase or program operation, issue the Suspend command to
any device address. The program or erase operation suspends at pre-determined points
during the operation after a delay of t
mode) goes high, SR[7,6] = 1 (erase-suspend) or SR[7,2] = 1 (program-suspend).
Issuing the Suspend command does not change the read mode of the device. The
device will be in Read Status Register mode from when the erase or program command
was first issued, unless the read mode was changed prior to issuing the Suspend
command.
Not all commands are allowed when the device is suspended.
device commands are allowed during Program Suspend or Erase Suspend.
During Suspend, array-read operations are not allowed in blocks being erased or
programmed.
A block-erase under program-suspend is not allowed. However, word-program under
erase-suspend is allowed, and can be suspended. This results in a simultaneous erase-
suspend/ program-suspend condition, indicated by SR[7,6,2] = 1.
Device Command
Command
Numonyx
Device Address
Device Address
Address Bus
®
Embedded Flash Memory (J3 65 nm) Single Bit per Cell (SBC)
Setup Write Cycle
Program Suspend
SUSP
Not Allowed
Not Allowed
Not Allowed
Not Allowed
Not Allowed
Not Allowed
Not Allowed
Not Allowed
Not Allowed
Allowed
Allowed
Allowed
Allowed
Allowed
Allowed
Allowed
. Suspend is achieved whenSTS (in RY/BY#
Data Bus
00D0h
00B0h
Address Bus
Table 25
Confirm Write Cycle
Erase Suspend
Not Allowed
Not Allowed
Not Allowed
Not Allowed
Not Allowed
Not Allowed
Allowed
Allowed
Allowed
Allowed
Allowed
Allowed
Allowed
Allowed
Allowed
Allowed
shows which
Data Bus
208032-03
Jan 2011

Related parts for RC28F320J3F75A