DS2152L+ Maxim Integrated Products, DS2152L+ Datasheet - Page 82

IC TXRX T1 1CHIP ENHNCD 100-LQFP

DS2152L+

Manufacturer Part Number
DS2152L+
Description
IC TXRX T1 1CHIP ENHNCD 100-LQFP
Manufacturer
Maxim Integrated Products
Datasheet

Specifications of DS2152L+

Function
Single-Chip Transceiver
Interface
T1
Number Of Circuits
1
Voltage - Supply
4.75 V ~ 5.25 V
Current - Supply
75mA
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
*
Includes
DSX-1 and CSU Line Build-Out Generator, HDLC Controller, In-Band Loop Code Generator and Detector
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Power (watts)
-
Figure 16-5. Receive Side 2.048MHz Boundary Timing (with Elastic Store
Enabled)
Figure 16-6. Transmit Side D4 Timing
NOTE 1: RSER DATA IN CHANNELS 1, 5, 9, 13, 17, 21, 25, AND 29 ARE FORCED TO 1.
NOTE 2: RSYNC IS IN THE OUTPUT MODE (RCR2.3 = 0).
NOTE 3: RSYNC IS IN THE INPUT MODE (RCR2.3 = 1).
NOTE 4: RCHBLK IS FORCED TO 1 IN THE SAME CHANNELS AS RSER (SEE NOTE 1).
NOTE 5: THE F-BIT POSITION IS PASSED THROUGH THE RECEIVE SIDE ELASTIC STORE.
NOTE 6: RCHCLK DOES NOT TRANSITION HIGH IN THE CHANNELS IN WHICH THE RSER DATA IS FORCED TO 1 (SEE NOTE 1).
NOTE 1: TSYNC IN THE FRAME MODE (TCR2.3 = 0) AND DOUBLE-WIDE FRAME SYNC IS NOT ENABLED (TCR2.4 = 0).
NOTE 2: TSYNC IN THE FRAME MODE (TCR2.3 = 0) AND DOUBLE-WIDE FRAME SYNC IS ENABLED (TCR2.4 = 1).
NOTE 3: TSYNC IN THE MULTIFRAME MODE (TCR2.3 = 1).
NOTE 4: TLINK DATA (FS BITS) IS SAMPLED DURING THE F-BIT POSITION OF EVEN FRAMES FOR INSERTION INTO THE OUTGOING
T1 STREAM WHEN ENABLED VIA TCR1.2.
NOTE 5: TLINK AND TLCLK ARE NOT SYNCHRONOUS WITH TSSYNC.
82 of 97

Related parts for DS2152L+