P80C592FFA NXP Semiconductors, P80C592FFA Datasheet - Page 42

P80C592FFA

Manufacturer Part Number
P80C592FFA
Description
Manufacturer
NXP Semiconductors
Datasheet

Specifications of P80C592FFA

Cpu Family
80C
Device Core
80C51
Device Core Size
8b
Frequency (max)
16MHz
Interface Type
CAN/UART
Program Memory Type
ROMLess
Program Memory Size
Not Required
Total Internal Ram Size
512Byte
# I/os (max)
40
Number Of Timers - General Purpose
3
Operating Supply Voltage (typ)
5V
Operating Supply Voltage (max)
5.5V
Operating Supply Voltage (min)
4.5V
On-chip Adc
8-chx10-bit
Instruction Set Architecture
CISC
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
68
Package Type
PLCC
Lead Free Status / Rohs Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
P80C592FFA
Manufacturer:
PANASONIC
Quantity:
1 200
Part Number:
P80C592FFA
Quantity:
1 235
Part Number:
P80C592FFA
Manufacturer:
NXP
Quantity:
1 240
Part Number:
P80C592FFA
Manufacturer:
RCA
Quantity:
8
Part Number:
P80C592FFA
Manufacturer:
PHI
Quantity:
20 000
Part Number:
P80C592FFA/00
Manufacturer:
SYSTECH
Quantity:
40
Part Number:
P80C592FFA/00
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
P80C592FFA/00,512
Manufacturer:
ON
Quantity:
300
Part Number:
P80C592FFA/00,512
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
P80C592FFA/00,518
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
P80C592FFA/00Ј¬512
Manufacturer:
NXP
Quantity:
702
Philips Semiconductors
13.5.9
The contents of Bus Timing Register 0 defines the values
of the Baud Rate Prescaler (BRP) and the Synchronization
Jump Width (SJW).
Table 45 Bus Timing Register 0 (address 6)
Table 46 Description of the BTR0 bits
1996 Jun 27
BIT SYMBOL
7
6
5
4
3
2
1
0
8-bit microcontroller with on-chip CAN
SJW.1
SJW.1
SJW.0
BRP.5
BRP.4
BRP.3
BRP.2
BRP.1
BRP.0
7
B
US
T
IMING
Synchronization Jump Width. To compensate for phase shifts between clock oscillators of different
bus controllers, any bus controller must resynchronize on any relevant signal edge of the current
transmission. The synchronization jump width defines the maximum number of clock cycles a bit
period may be shortened or lengthened by one resynchronization:
Baud Rate Prescaler. The period of the system clock t
individual bit timing.The system clock is calculated using the following equation:
Where t
t
t
SJW.0
SJW
SCL
R
6
EGISTER
=
=
CLK
2t
t
SCL
CLK
= time period of the P8xC592 oscillator.
0 (BTR0)
2SJW.1
32BRP.5
BRP.5
5
+
˙˙
SJW.0
+
16BRP.4
BRP.4
+
4
1
.
+
8BRP.3
42
This register can be accessed (read/write) if the Reset
Request bit is set HIGH (present).
For further information on bus timing, see
Sections 13.5.10 and 13.5.18.
FUNCTION
BRP.3
+
3
4BRP.2
SCL
+
is programmable and determines the
2BRP.1
BRP.2
2
+
BRP.0
BRP.1
+
1
1
Product specification
.
P8xC592
BRP.0
0

Related parts for P80C592FFA