CYNSE70064A-50BGC Cypress Semiconductor Corp, CYNSE70064A-50BGC Datasheet - Page 3

• Manufacturer Part Number: CYNSE70064A-50BGC
• Manufacturer: Cypress Semiconductor Corp

Specifications of CYNSE70064A-50BGC

• Operating Supply Voltage (typ): 1.8/2.5/3.3V
• Operating Temp Range: 0C to 70C
• Operating Temperature Classification: Commercial
• Package Type: BGA
• Mounting: Surface Mount
• Lead Free Status / Rohs Status: Not Compliant

12.0 SRAM ADDRESSING ................................................................................................................ 101
13.0 POWER ...................................................................................................................................... 117
14.0 APPLICATION ........................................................................................................................... 118
15.0 JTAG (1149.1) TESTING ........................................................................................................... 118
16.0 ELECTRICAL SPECIFICATIONS .............................................................................................. 119
17.0 AC TIMING WAVEFORMS ........................................................................................................ 120
18.0 PINOUT DESCRIPTIONS AND PACKAGE DIAGRAMS .......................................................... 122
19.0 ORDERING INFORMATION ...................................................................................................... 126
20.0 PACKAGE DIAGRAM ................................................................................................................ 127
Document #: 38-02041 Rev. *F
11.1 Depth-Cascading up to Eight Devices (One Block) ................................................................ 98
11.2 Depth-Cascading up to 31 Devices (Four Blocks) ................................................................ 100
11.3 Depth-Cascading for a FULL Signal ..................................................................................... 100
12.1 Generating an SRAM BUS Address ..................................................................................... 102
12.2 SRAM PIO Access ................................................................................................................ 102
12.3 SRAM Read with a Table of One Device .............................................................................. 102
12.4 SRAM Read with a Table of up to Eight Devices .................................................................. 103
12.5 SRAM Read with a Table of up to 31 Devices ...................................................................... 106
12.6 SRAM Write with a Table of One Device .............................................................................. 109
12.7 SRAM Write with a Table of up to Eight Devices .................................................................. 110
12.8 SRAM Write with Table(s) of up to 31 Devices ..................................................................... 113
12.9 Timing Sequences for Back-to-Back Operations .................................................................. 116
13.1 Proper Power-up Sequence .................................................................................................. 117
CYNSE70064A
Page 3 of 128