CY7C9536B-BLC Cypress Semiconductor Corp, CY7C9536B-BLC Datasheet - Page 46

no-image

CY7C9536B-BLC

Manufacturer Part Number
CY7C9536B-BLC
Description
Manufacturer
Cypress Semiconductor Corp
Datasheet

Specifications of CY7C9536B-BLC

Lead Free Status / Rohs Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CY7C9536B-BLC
Manufacturer:
WINBOND
Quantity:
2 100
Part Number:
CY7C9536B-BLC
Manufacturer:
CY
Quantity:
123
Part Number:
CY7C9536B-BLC
Manufacturer:
CYPRESS
Quantity:
250
Part Number:
CY7C9536B-BLC
Manufacturer:
ALTERA
0
Document #: 38-02078 Rev. *G
Document History Page
REV.
Document Title:CY7C9536B OC-48/STM-16 Framer with VC - POSIC2GVC™
Document Number: 38-02078
*G
*A
*B
*C
*D
*E
*F
**
ECN No.
127207
129314
130893
132897
207426
215296
318033
355154
Issue Date
See ECN
See ECN
See ECN
See ECN
07/03/03
10/17/03
12/24/03
01/26/04
Change
Orig. of
CFK
CFK
CFK
CFK
QJL
QJL
QJL
PIR
New Data Sheet
Clarified PHY connection in POSIC2GVC logic block diagram
Added specification references section
Changed note 18 to include STSX-1v
Added Single POSIC2GVC APS implementation scheme description
Removed statement that pin assignment is tentative
Added 16-bit mode operation pin description for TMOD and RMOD
Clarified that POSIC_OEn signal tri-states all POSIC2GVC outputs
Added that SCAN_ENA should be pulled LOW for normal operation
Changed CLK_OUT to CLKOUT in pin assignment table
Added parameters PW (total chip power) and Ios (output short circuit current) to
DC specifications
Changed compatible NoBL part number to CY7C1370B/C
Corrected notes for parameters guaranteed by design/char
Changed tRERRD/tRERRO parameter minimum from 1.5 ns to 1.2 ns
Changed tDOH, tADOH, tCENOH, tWEOH, tADVOH from min 0.5 ns to min 0.9 ns
Changed fSYSCLK to max 133.33 MHz
Updated package name in ordering information table
Removed errata section (reference separate errata document)
Changed POSIC2GVCB to POSIC2GVC.
Added note to Table 1 (VC bandwidth) and Table 15 (SYSCLK timing parameter)
to indicate that all VC mode channel configurations require a SYSCLK frequency
of 133.33 MHz
Changed data sheet to Final status
No document change. Publish first page to web.
Removed statement that pinout is tentative in Pin Assignment section
Updated Table 6 compatible NoBL SRAM part numbers
Removed SDL and HDL spec references throughout document
Changed Generic Protocol Encapsulator references through document to GFP
encapsulator
No content change. Post to web under NDA.
Updated Icc3 from 0.26 to 0.75.
Updated Icc5 from 0.1 to 0.28.
Updated Icc1 from 2 to 1.
Updated power from 4.57 to 4.58.
Post web under NDA.
Changed pin description for OE to note tie to VSS2.
CONFIDENTIAL
Description of Change
CY7C9536B
Page 46 of 46

Related parts for CY7C9536B-BLC