ADC10DL065EVAL National Semiconductor, ADC10DL065EVAL Datasheet - Page 4

no-image

ADC10DL065EVAL

Manufacturer Part Number
ADC10DL065EVAL
Description
Manufacturer
National Semiconductor
Datasheet

Specifications of ADC10DL065EVAL

Lead Free Status / Rohs Status
Not Compliant
www.national.com
ANALOG POWER
DIGITAL POWER
3, 8, 10, 17,
23, 31, 40,
24, 25, 43
20, 61, 64
Pin Descriptions and Equivalent Circuits
9, 18, 19,
Pin No.
26–29
34–39
44–47
52–57
62, 63
33, 48
32, 49
30, 51
50, 58
59
11
42
MULTIPLEX
DA0–DA9
DB0–DB9
DR GND
Symbol
AGND
DGND
ABb
V
NC
PD
V
V
DR
D
A
Equivalent Circuit
4
PD is the Power Down input pin. When high, this input puts the
converter into the power down mode. When this pin is low, the
converter is in the active mode.
When low, "A" & "B" data is present on it’s respective data
output lines (Parallel Mode).
When high, both "A" and "B" channel data is present on the
"DA0:DA9" digital outputs (Multiplex Mode). The ABb pin is
used to synchronize the data.
Digital data output pins that make up the 10-bit conversion
results of their respective converters. DA0 and DB0 are the
LSBs, while DA9 and DB9 are the MSBs of the output word.
Output levels are TTL/CMOS compatible. Optimum loading is
When MULTIPLEX is low, this pin is not used.
When MULTIPLEX is high this is the ABb signal, which is used
to synchronize the multiplexed data. ABb changes
synchronously with the Multiplexed "A" and "B" channels. ABb
is "high" when "A" channel data is valid and is "low" when "B"
channel data is valid.
No Connect
Positive analog supply pins. These pins should be connected
to a quiet +3.3V source and bypassed to AGND with 0.1 µF
capacitors located within 1 cm of these power pins, and with a
10 µF capacitor.
The ground return for the analog supply.
Positive digital supply pin. This pin should be connected to the
same quiet +3.3V source as is V
with a 0.1 µF capacitor located within 1 cm of the power pin
and with a 10 µF capacitor.
The ground return for the digital supply.
Positive driver supply pin for the ADC10DL065’s output drivers.
This pin should be connected to a voltage source of +2.4V to
V
supply for this pin is different from the supply used for V
V
should never exceed the voltage on V
capacitors should be located within 1 cm of the supply pin.
The ground return for the digital supply for the ADC10DL065’s
output drivers. These pins should be connected to the system
digital ground, but not be connected in close proximity to the
ADC10DL065’s DGND or AGND pins. See Section 5 (Layout
and Grounding) for more details.
<
D
D
10pF.
, it should also be bypassed with a 10 µF capacitor. V
and be bypassed to DR GND with a 0.1 µF capacitor. If the
(Continued)
Description
A
and be bypassed to DGND
D
. All 0.1 µF bypass
A
DR
and