LAN8710A-EZK SMSC, LAN8710A-EZK Datasheet - Page 33

no-image

LAN8710A-EZK

Manufacturer Part Number
LAN8710A-EZK
Description
TXRX ETHERNET 10/100 MII/RMII
Manufacturer
SMSC
Type
Transceiverr
Datasheet

Specifications of LAN8710A-EZK

Number Of Drivers/receivers
4/4
Protocol
MII, RMII
Voltage - Supply
1.6 V ~ 3.6 V
Mounting Type
Surface Mount
Package / Case
32-QFN
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
638-1079
LAN8710A-EZK

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LAN8710A-EZK
Manufacturer:
Standard
Quantity:
1 920
Part Number:
LAN8710A-EZK
Manufacturer:
SMSC
Quantity:
1 000
Part Number:
LAN8710A-EZK
Manufacturer:
SMSC
Quantity:
20 000
Part Number:
LAN8710A-EZK-TR
Manufacturer:
SMSC
Quantity:
10 000
Part Number:
LAN8710A-EZK-TR
Manufacturer:
SMSC
Quantity:
20 000
Part Number:
LAN8710A-EZK-TR
0
Company:
Part Number:
LAN8710A-EZK-TR
Quantity:
2 000
MII/RMII 10/100 Ethernet Transceiver with HP Auto-MDIX and flexPWR
Datasheet
SMSC LAN8710/LAN8710i
4.12
4.13
4.14
4.14.1
10K
REGOFF = 1 (Regulator OFF)
The PHY ADDRESS bits are latched into an internal register at the end of a hardware reset. The 3-
bit address word[2:0] is input on the PHYAD[2:0] pins. The default setting is 3'b000 as described in
Section
The Digital I/O pins on the LAN8710/LAN8710i are variable voltage to take advantage of low power
savings from shrinking technologies. These pins can operate from a low I/O voltage of +1.8V-10% up
to +3.3V+10%. The I/O voltage the System Designer applies on VDDIO needs to maintain its value
with a tolerance of ± 10%. Varying the voltage up or down, after the transceiver has completed power-
on reset can cause errors in the transceiver operation.
The Management Control module includes 3 blocks:
Serial Management Interface (SMI)
The Serial Management Interface is used to control the LAN8710/LAN8710i and obtain its status. This
interface supports registers 0 through 6 as required by Clause 22 of the 802.3 standard, as well as
“vendor-specific” registers 16 to 31 allowed by the specification. Non-supported registers (7 to 15) will
be read as hexadecimal “FFFF”.
At the system level there are 2 signals, MDIO and MDC where MDIO is bi-directional open-drain and
MDC is the clock.
A special feature (enabled by register 17 bit 3) forces the transceiver to disregard the PHY-Address in
the SMI packet causing the transceiver to respond to any address. This feature is useful in multi-PHY
PHY Address Strapping
Variable Voltage I/O
Transceiver Management Control
LED output = active low
Serial Management Interface (SMI)
Management Registers Set
Interrupt
VDD2A
5.3.9.1.
~270 ohms
LED1/REGOFF
Figure 4.6 REGOFF Configuration on LED1
®
Technology in a Small Footprint
DATASHEET
33
LED output = active high
REGOFF = 0
~270 ohms
LED1/REGOFF
Revision 1.0 (04-15-09)

Related parts for LAN8710A-EZK