DSPIC33FJ32MC204-I/PT Microchip Technology Inc., DSPIC33FJ32MC204-I/PT Datasheet - Page 16

no-image

DSPIC33FJ32MC204-I/PT

Manufacturer Part Number
DSPIC33FJ32MC204-I/PT
Description
16-BIT DSC, 44LD, 32KB FLASH, MOTOR, 40 MIPS, NANOWATT
Manufacturer
Microchip Technology Inc.
Type
DSPr
Datasheet

Specifications of DSPIC33FJ32MC204-I/PT

A/d Inputs
9-Channels, 10-Bit
Cpu Speed
40 MIPS
Eeprom Memory
0 Bytes
Input Output
35
Interface
I2C, SPI, UART/USART
Ios
35
Memory Type
Flash
Number Of Bits
16
Package Type
44-pin TQFP
Programmable Memory
32K Bytes
Ram Size
2K Bytes
Timers
3-16-bit, 1-32-bit
Voltage, Range
3-3.6 V
Dc
08+
Lead Free Status / Rohs Status
RoHS Compliant part Electrostatic Device

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DSPIC33FJ32MC204-I/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
DSPIC33FJ32MC204-I/PT
0
2.3
The
dsPIC33FJ16MC304 features a 17-bit by 17-bit single-
cycle multiplier that is shared by both the MCU ALU
and DSP engine. The multiplier can perform signed,
unsigned and mixed-sign multiplication. Using a 17-bit
by 17-bit multiplier for 16-bit by 16-bit multiplication not
only allows you to perform mixed-sign multiplication, it
also achieves accurate results for special operations,
such as (-1.0) x (-1.0).
FIGURE 2-1:
DS70283B-page 14
Control Block
Data Access
PSV & Table
Program Memory
Special MCU Features
Address Latch
Data Latch
23
dsPIC33FJ32MC202/204
23
Controller
Interrupt
dsPIC33FJ32MC202/204 and dsPIC33FJ16MC304 CPU CORE BLOCK DIAGRAM
23
to Various Blocks
Address Bus
Control Signals
Control
Instruction
Stack
Logic
PCU
Decode &
Program Counter
Control
24
8
PCH
Control
Logic
Loop
16
PCL
and
Preliminary
Divide Support
DSP Engine
16
Y Data Bus
X Data Bus
Instruction Reg
Data Latch
ROM Latch
Address Generator Units
Address
X RAM
Latch
The
dsPIC33FJ16MC304 supports 16/16 and 32/16 divide
operations, both fractional and integer. All divide
instructions are iterative operations. They must be
executed within a REPEAT loop, resulting in a total
execution time of 19 instruction cycles. The divide
operation can be interrupted during any of those
19 cycles without loss of data.
A 40-bit barrel shifter is used to perform up to a 16-bit
left or right shift in a single cycle. The barrel shifter can
be used by both MCU and DSP instructions.
16
16
Data Latch
W Register Array
Address
Y RAM
Latch
EA MUX
16 x 16
16
16
16
dsPIC33FJ32MC202/204
16-bit ALU
16
16
© 2007 Microchip Technology Inc.
16
16
To Peripheral Modules
16
and

Related parts for DSPIC33FJ32MC204-I/PT